{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,2]],"date-time":"2025-08-02T16:47:26Z","timestamp":1754153246808,"version":"3.41.2"},"reference-count":27,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2014,6,1]],"date-time":"2014-06-01T00:00:00Z","timestamp":1401580800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2014,6,1]],"date-time":"2014-06-01T00:00:00Z","timestamp":1401580800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2014,6,1]],"date-time":"2014-06-01T00:00:00Z","timestamp":1401580800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"ST Microelectronics"},{"name":"Intel"},{"name":"UC Micro"},{"name":"NSF","award":["0430090","0546907"],"award-info":[{"award-number":["0430090","0546907"]}]},{"name":"SRC GRC","award":["1598"],"award-info":[{"award-number":["1598"]}]},{"name":"CSR","award":["1659"],"award-info":[{"award-number":["1659"]}]},{"name":"Intellasys"},{"name":"S Machines"},{"name":"C2S2 Focus Center"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2014,6]]},"DOI":"10.1109\/tvlsi.2013.2265937","type":"journal-article","created":{"date-parts":[[2013,6,25]],"date-time":"2013-06-25T14:36:03Z","timestamp":1372170963000},"page":"1377-1390","source":"Crossref","is-referenced-by-count":2,"title":["Processor Tile Shapes and Interconnect Topologies for Dense On-Chip Networks"],"prefix":"10.1109","volume":"22","author":[{"given":"Zhibin","family":"Xiao","sequence":"first","affiliation":[{"name":"Oracle America Inc., Santa Clara, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bevan M.","family":"Baas","sequence":"additional","affiliation":[{"name":"Electrical and Computer Engineering Department, University of California, Davis, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2008.4585936"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2013772"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2079450"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.844096"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/639929.639955"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/2.76284"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2005.100"},{"key":"ref17","first-page":"70","article-title":"A continuous-time hexagonal field-programmable analog array in 0.13 $\\mu{\\rm m}$ CMOS with 186 MHz GBW","author":"becker","year":"0","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/FMPC.1988.47485"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/HPCSim.2012.6266926"},{"key":"ref4","first-page":"1","article-title":"Survey of network-on-chip proposals","author":"salminen","year":"0","journal-title":"Proc Open Core Protocol Int Partnership White Paper Conf"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2017912"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1464952"},{"key":"ref6","first-page":"428","article-title":"An asynchronous array of simple processors for DSP applications","author":"yu","year":"0","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2003.1234253"},{"key":"ref8","first-page":"98","article-title":"An 80-Tile 1.28TFLOPS network-on-chip in 65 nm CMOS","author":"vangal","year":"0","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.916616"},{"key":"ref2","first-page":"2","article-title":"Interconnect architecture exploration for low-energy reconfigurable single-chip DSPs","author":"zhang","year":"0","journal-title":"Proc IEEE Comput Soc Workshop VLSI"},{"key":"ref9","first-page":"88","article-title":"TILE64 processor: A 64-core SoC with mesh interconnect","author":"bell","year":"0","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"490","DOI":"10.1109\/5.920580","article-title":"The future of wires","volume":"89","author":"horowitz","year":"2001","journal-title":"Proc IEEE"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803954"},{"journal-title":"Predictable technology model interconnect section","year":"2013","key":"ref22"},{"key":"ref21","first-page":"264","article-title":"A fully integrated multi-CPU, GPU and memory controller 32 nm processor","author":"yuffe","year":"0","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2011.2133290"},{"journal-title":"International Technology Roadmap for Semiconductors","year":"2010","key":"ref23"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2008.5074384"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ICAICT.2009.5372524"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/6819107\/06547182.pdf?arnumber=6547182","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,22]],"date-time":"2025-07-22T18:09:29Z","timestamp":1753207769000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6547182\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,6]]},"references-count":27,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2013.2265937","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2014,6]]}}}