{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,29]],"date-time":"2022-03-29T17:06:04Z","timestamp":1648573564331},"reference-count":21,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2014,6,1]],"date-time":"2014-06-01T00:00:00Z","timestamp":1401580800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"European Union and Greek national funds"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2014,6]]},"DOI":"10.1109\/tvlsi.2013.2266281","type":"journal-article","created":{"date-parts":[[2013,6,25]],"date-time":"2013-06-25T18:36:03Z","timestamp":1372185363000},"page":"1446-1450","source":"Crossref","is-referenced-by-count":3,"title":["Layout-Based Refined NPSF Model for DRAM Characterization and Testing"],"prefix":"10.1109","volume":"22","author":[{"given":"Yiorgos","family":"Sfikas","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yiorgos E.","family":"Tsiatouhas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Said","family":"Hamdioui","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/4.52179"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MTDT.2005.14"},{"key":"ref12","first-page":"5854","article-title":"Parallely testable design for detection of neighborhood pattern sensitive faults in high density DRAMs","author":"kim","year":"0","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt:20060134"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.804101"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.847904"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2009.5012108"},{"key":"ref17","author":"keeth","year":"2001","journal-title":"DRAM Circuit Design A Tutorial"},{"key":"ref18","first-page":"423","article-title":"Fully compatible integration of high density embedded DRAM with 65 nm CMOS technology (CMOS5)","author":"matsubara","year":"0","journal-title":"Proc IEEE Electron Devices Meeting"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2007.46"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2161785"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1016\/S0167-9260(96)00007-7"},{"key":"ref6","first-page":"125","article-title":"Crosstalk in deep submicron DRAMs","author":"yang","year":"0","journal-title":"Proc IEEE Int Workshop Memory Technol Design Test"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630097"},{"key":"ref8","author":"van de goor","year":"1991","journal-title":"Testing Semiconductor Memories-Theory and Practice"},{"key":"ref7","first-page":"927","article-title":"A novel screen-ability estimation methodology for DRAM with a test algorithm simulator: FS5","author":"jeong","year":"0","journal-title":"Proc Int Tech Conf Circuits\/Syst Comput Commun"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4613-1451-6"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.462.0187"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.4218\/etrij.04.0804.0007"},{"key":"ref20","author":"henzler","year":"2010","journal-title":"Power Management of Digital Circuits in Deep Sub-Micron CMOS Technologies"},{"key":"ref21","first-page":"231","article-title":"Multiple twisted data line techniques for coupling noise reduction in embedded DRAMs","author":"min","year":"0","journal-title":"Proc IEEE Custom Integr Circuits Conf"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/6819107\/06547154.pdf?arnumber=6547154","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:18:00Z","timestamp":1642004280000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6547154\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,6]]},"references-count":21,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2013.2266281","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,6]]}}}