{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,26]],"date-time":"2026-02-26T15:51:34Z","timestamp":1772121094694,"version":"3.50.1"},"reference-count":33,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2014,6,1]],"date-time":"2014-06-01T00:00:00Z","timestamp":1401580800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2014,6]]},"DOI":"10.1109\/tvlsi.2013.2267753","type":"journal-article","created":{"date-parts":[[2013,7,3]],"date-time":"2013-07-03T23:47:11Z","timestamp":1372895231000},"page":"1270-1280","source":"Crossref","is-referenced-by-count":16,"title":["Using Lifetime-Aware Progressive Programming to Improve SLC NAND Flash Memory Write Endurance"],"prefix":"10.1109","volume":"22","author":[{"given":"Guiqiang","family":"Dong","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yangyang","family":"Pan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tong","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2084450"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/4.841491"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2046966"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917559"},{"key":"ref10","first-page":"760","article-title":"Reliability issues and models of sub-90 nm NAND flash memory cells","author":"yang","year":"0","journal-title":"Proc 8th Int Conf Solid-State Integr Circuit Technol"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2007.4418893"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2009.2026658"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2006.251188"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/55.998871"},{"key":"ref15","first-page":"5","article-title":"Future memory technology: Challenges and opportunities","author":"kinam","year":"0","journal-title":"Proc Int Symp VLSI Technol Syst Appl"},{"key":"ref16","first-page":"5","article-title":"Scaling non-volatile memory below 30 nm","author":"prall","year":"0","journal-title":"Proc 22nd IEEE Non Volatile Semicond Memory Workshop"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/WMED.2009.4816143"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/16.372082"},{"key":"ref19","first-page":"497","article-title":"Degradation of tunnel oxide by FN current stress and its effects on data retention characteristics of 90 nm NAND flash memory cells","author":"lee","year":"0","journal-title":"Proc IEEE Int Rel Phys Symp"},{"key":"ref28","first-page":"506","article-title":"A 16 Gb 3b\/cell NAND flash memory in 56 nm with 8 MB\/s write rate","author":"li","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2003.811702"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917558"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/4.475701"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1994.383410"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007152"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1063\/1.96448"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1063\/1.2198826"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2004.836721"},{"key":"ref2","first-page":"428","article-title":"Hybrid solid-state disks: Combining heterogeneous NAND flash in large SSDs","author":"chang","year":"0","journal-title":"Proc Asia South Pacific Design Auto Conf"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevB.51.4218"},{"key":"ref1","first-page":"1","article-title":"Nand flash scaling beyond 20 nm","author":"koh","year":"0","journal-title":"Proc IEEE Int Memory Workshop"},{"key":"ref20","first-page":"100","article-title":"Competitive analysis of flash-memory algorithms","author":"aroya","year":"0","journal-title":"Proc Ann Eur Symp"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/4.499738"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1089733.1089735"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2010.5488762"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2007.4418892"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.888299"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2004.824360"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/6819107\/06553104.pdf?arnumber=6553104","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:18:00Z","timestamp":1642004280000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6553104\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,6]]},"references-count":33,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2013.2267753","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,6]]}}}