{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T15:54:49Z","timestamp":1781884489280,"version":"3.54.5"},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2014,6,1]],"date-time":"2014-06-01T00:00:00Z","timestamp":1401580800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"NSF","award":["CNS-1311706"],"award-info":[{"award-number":["CNS-1311706"]}]},{"name":"NSF","award":["CNS-1116684"],"award-info":[{"award-number":["CNS-1116684"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2014,6]]},"DOI":"10.1109\/tvlsi.2013.2267754","type":"journal-article","created":{"date-parts":[[2013,7,3]],"date-time":"2013-07-03T23:47:11Z","timestamp":1372895231000},"page":"1281-1293","source":"Crossref","is-referenced-by-count":42,"title":["STT-RAM Cache Hierarchy With Multiretention MTJ Designs"],"prefix":"10.1109","volume":"22","author":[{"given":"Zhenyu","family":"Sun","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xiuyuan","family":"Bi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hai","family":"Li","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Weng-Fai","family":"Wong","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xiaochun","family":"Zhu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687448"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.909751"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.842903"},{"key":"ref12","first-page":"25","article-title":"Adaptive SRAM design for dynamic voltage scaling VLSI systems","author":"kirolos","year":"0","journal-title":"Proc 16th Asia South Pacific Design Autom Conf"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevB.70.024417"},{"key":"ref14","year":"2010","journal-title":"Marss86"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382534"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2010.5548705"},{"key":"ref17","first-page":"300","article-title":"A content addressable memory using magnetic domain wall motion cells","author":"nebashi","year":"0","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref18","year":"2011","journal-title":"NVSim"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/DRC.2009.5354890"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2035509"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCT.1971.1083337"},{"key":"ref27","first-page":"737","article-title":"Power and performance of read-write aware hybrid caches with non-volatile memories","author":"wu","year":"0","journal-title":"Proc Design Autom Test Eur Conf Exhibit"},{"key":"ref3","first-page":"201","article-title":"New paradigm of predictive MOSFET and interconnect modeling for early circuit design","author":"cao","year":"0","journal-title":"Proc IEEE Custom Integr Circuit Conf"},{"key":"ref6","author":"desikan","year":"2008","journal-title":"On-chip MRAM As A High-bandwidth Low-latency Replacement for DRAM Physical Memories"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1063\/1.3556784"},{"key":"ref5","first-page":"268","article-title":"A 90 nm 4 Mb embedded phase-change memory with 1.2 V 12 ns read access time and 1 MB\/s write throughput","author":"de sandre","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"554","DOI":"10.1145\/1391469.1391610","article-title":"circuit and microarchitecture evaluation of 3d stacking magnetic ram (mram) as a universal memory replacement","author":"xiangyu dong","year":"2008","journal-title":"2008 45th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1088\/0953-8984\/19\/16\/165209"},{"key":"ref2","year":"2008","journal-title":"CACTI"},{"key":"ref9","first-page":"25","article-title":"Geometry variations analysis of ${\\rm TiO}&underscore;{2}$ thin-film and spintronic memristors","author":"hu","year":"0","journal-title":"Proc 16th Asia South Pacific Design Autom Conf"},{"key":"ref1","first-page":"342","article-title":"A 45 nm SOI embedded DRAM macro for POWER7 32 MB on-chip L3 cache","author":"barth","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2009.5424242"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1038\/nature06932"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749716"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevB.62.570"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798259"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1063\/1.2976781"},{"key":"ref25","first-page":"667","article-title":"Spintronic memristor devices and application","author":"wang","year":"0","journal-title":"Proc Design Autom Test Eur Conf Exhibit"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/6819107\/06553181.pdf?arnumber=6553181","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:18:00Z","timestamp":1642004280000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6553181\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,6]]},"references-count":30,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2013.2267754","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,6]]}}}