{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T16:34:40Z","timestamp":1781886880665,"version":"3.54.5"},"reference-count":60,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2014,6,1]],"date-time":"2014-06-01T00:00:00Z","timestamp":1401580800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100000038","name":"Natural Sciences and Engineering Research Council of Canada","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100000038","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2014,6]]},"DOI":"10.1109\/tvlsi.2013.2267805","type":"journal-article","created":{"date-parts":[[2013,6,28]],"date-time":"2013-06-28T18:55:12Z","timestamp":1372445712000},"page":"1209-1218","source":"Crossref","is-referenced-by-count":13,"title":["New 2-D Eye-Opening Monitor for Gb\/s Serial Links"],"prefix":"10.1109","volume":"22","author":[{"given":"Alaa R.","family":"AL-Taee","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Fei","family":"Yuan","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Andy Gean","family":"Ye","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Saman","family":"Sadr","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/4.881204"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/40.566199"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2216414"},{"key":"ref32","first-page":"102","article-title":"A 3.1 mW\/Gb\/s 30 Gbps quadrater-rate triple-speculation 15-tap SC-DFE RX data path in 32 nm CMOS","author":"toifl","year":"0","journal-title":"Symp Circuits Dig Tech Papers"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2185342"},{"key":"ref30","first-page":"366","article-title":"A 78 mw 11.8 Gb\/s serial link transceiver with adaptive RX equalization and baud-rate CDR in 32 nm CMOS","author":"spagna","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref37","first-page":"238","article-title":"A 1.0625 Gbps transceiver with 2x-oversampling and transmit signal pre-emphasis","author":"fiedler","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2010.2047316"},{"key":"ref35","first-page":"368","article-title":"A 2.5-Gb\/s 0.13 $\\mu{\\rm m}$ CMOS current mode logic transceiver with pre-emphasis and equalization","author":"zhao","year":"0","journal-title":"Proc Int Conf ASIC"},{"key":"ref34","first-page":"104","article-title":"A wide common-mode fully-adaptive multi-standard 12.5 Gb\/s backplane transceiver in 28 nm CMOS","author":"savoj","year":"0","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref60","doi-asserted-by":"crossref","first-page":"773","DOI":"10.1109\/TCSI.2008.2002655","article-title":"Inter-signal timing skew compensation of parallel links with voltage-mode incremental signaling","volume":"56","author":"hu","year":"2009","journal-title":"IEEE Trans Circuits Syst I Regular Papers"},{"key":"ref28","first-page":"350","article-title":"Analog-DFE-based 16 Gb\/s SerDes in 40 nm CMOS that operates across 34 dB loss channels at Nyquist with a baud rate CDR and 1.2 Vpp voltage-mode driver","author":"joy","year":"0","journal-title":"IEEE Int Solid-State Circuit Conf Dig Tech Papers"},{"key":"ref27","first-page":"2348","article-title":"A 1.0625-to-14.025 Gb\/s multimedia transceiver with full-rate source-series-terminated transmit driver and floating-tap decision-feedback equalizer in 40 nm CMOS","author":"zhong","year":"0","journal-title":"IEEE Int Solid-State Circuit Conf Dig Tech Papers"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2216451"},{"key":"ref2","first-page":"68","article-title":"A 6.25 Gb\/s binary adaptive DFE with first post-cursor tap cancellation for serial backplane communications","author":"payne","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2012.2195055"},{"key":"ref20","first-page":"444","article-title":"A 20 Gb\/s digitally adaptive equalizer\/DFE with blind sampling","author":"ying","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2203870"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2185184"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2216412"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2196313"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2185370"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2216413"},{"key":"ref50","first-page":"180","article-title":"A scalable 3.6–5.2 mW 5-to-10 Gb\/s 4-tab DFE in 32 nm","author":"chen","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.856576"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1109\/4.890310"},{"key":"ref58","year":"2012","journal-title":"Using the on-Chip Signal Quality Monitoring Circuitry (EyeQ) Feature in Stratix IV Transceivers"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2001876"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2007.4405732"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.804342"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.922716"},{"key":"ref53","first-page":"1141","article-title":"A 10 Gb\/s two dimensional scanning eye opening monitor in 0.18 $\\mu{\\rm m}$ CMOS process","author":"bhatta","year":"0","journal-title":"IEEE Int Microw Symp Dig"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2006227"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2012.2186366"},{"key":"ref11","first-page":"356","article-title":"A 6 Gb\/s receiver with 32.7 dB adaptive DFE-IIR equalization","author":"huang","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2003.1240940"},{"key":"ref12","first-page":"216","article-title":"A 19 Gb\/s 30 mW 1-tap speculative DFE receiver in 90 nm CMOS","author":"turker","year":"0","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref13","first-page":"368","article-title":"A 78 mW 11.1 Gb\/s 5-tap DFE receiver with digitally calibrated current-integrating summers in 65 nm CMOS","author":"bulzacchelli","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2031015"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014203"},{"key":"ref16","first-page":"436","article-title":"A 12.5 Gb\/s SerDes in 65 nm CMOS using a baud-rate ADC with digital receiver equalization and clock recovery","author":"harwood","year":"0","journal-title":"Proc IEEE Custom Integr Circuits Conf"},{"key":"ref17","first-page":"436","article-title":"A 5 Gb\/s adaptive DFE for 2x blind ADC-based CDR in 65 nm CMOS","author":"abiri","year":"0","journal-title":"IEEE Int Solid-State Circuit Conf Dig Tech Papers"},{"key":"ref18","first-page":"69","article-title":"A 5 Gb\/s speculative DFE for 2x blind ADC-based receivers in 65-nm CMOS","author":"sarvari","year":"0","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2040117"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.856584"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.856574"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.892189"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.842863"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.884342"},{"key":"ref7","first-page":"230","article-title":"A 7 Gb\/s 9.3 mW 2-tap current-integrating DFE receiver","author":"park","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref49","first-page":"224","article-title":"An accurate jitter estimation technique for efficient high speed I\/O testing","author":"hong","year":"0","journal-title":"Proc Asian Test Symp"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2031021"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/4.568834"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.856583"},{"key":"ref48","doi-asserted-by":"crossref","first-page":"2942","DOI":"10.1109\/TMTT.2007.909887","article-title":"An electronic dispersion compensator (EDC) with an analog eye-opening monitor (EOM) for 1.25 Gb\/s gigabit passive optical network (GPON) upstream links","volume":"55","author":"hyoungsoo","year":"2007","journal-title":"IEEE Trans Microw Theory Technol"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2006.884660"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-008-9263-9"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2004.1358726"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/26.61385"},{"key":"ref43","first-page":"1349","article-title":"Decision-feedback equalization for digital communication over dispersive channels","volume":"73","author":"austin","year":"1985","journal-title":"IEEE International Research Laboratory of Electronics Technical Report"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/6819107\/06549167.pdf?arnumber=6549167","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:18:00Z","timestamp":1642004280000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6549167\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,6]]},"references-count":60,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2013.2267805","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,6]]}}}