{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,13]],"date-time":"2026-03-13T12:55:53Z","timestamp":1773406553384,"version":"3.50.1"},"reference-count":51,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2014,6,1]],"date-time":"2014-06-01T00:00:00Z","timestamp":1401580800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2014,6,1]],"date-time":"2014-06-01T00:00:00Z","timestamp":1401580800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2014,6,1]],"date-time":"2014-06-01T00:00:00Z","timestamp":1401580800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"VEF Fellowship, SRC GRC","award":["Grant 1971"],"award-info":[{"award-number":["Grant 1971"]}]},{"name":"CSR","award":["1659"],"award-info":[{"award-number":["1659"]}]},{"name":"ST Microelectronics, UC Micro, NSF","award":["0903549"],"award-info":[{"award-number":["0903549"]}]},{"name":"ST Microelectronics, UC Micro, NSF","award":["1018972"],"award-info":[{"award-number":["1018972"]}]},{"name":"ST Microelectronics, UC Micro, NSF","award":["0546907"],"award-info":[{"award-number":["0546907"]}]},{"name":"Intel"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2014,6]]},"DOI":"10.1109\/tvlsi.2013.2268548","type":"journal-article","created":{"date-parts":[[2013,7,3]],"date-time":"2013-07-03T19:47:11Z","timestamp":1372880831000},"page":"1391-1403","source":"Crossref","is-referenced-by-count":38,"title":["Achieving High-Performance On-Chip Networks With Shared-Buffer Routers"],"prefix":"10.1109","volume":"22","author":[{"given":"Anh T.","family":"Tran","sequence":"first","affiliation":[{"name":"Electrical and Computer Engineering (ECE) Department, University of California at Davis, Davis, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bevan M.","family":"Baas","sequence":"additional","affiliation":[{"name":"Electrical and Computer Engineering (ECE) Department, University of California at Davis, Davis, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2011232"},{"key":"ref38","year":"2013","journal-title":"Embedded System Synthesis Benchmarks Suite"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2005.22"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-6911-8_5"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2086930"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.844106"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/PDP.2011.87"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2149870"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2008.4751869"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2008.5074384"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2048594"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.18"},{"key":"ref29","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1117\/12.451067","article-title":"Mapping of MPEG-4 decoding on a flexible architecture platform","volume":"4674","author":"van der tol","year":"0","journal-title":"Proc SPIE"},{"key":"ref2","first-page":"746","article-title":"Thousand core chips: A technology perspective","author":"borkar","year":"0","journal-title":"Proc of 44th DAC"},{"key":"ref1","author":"hennessy","year":"2007","journal-title":"Computer Architecture A Quantitative Approach"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/SIPS.2010.5624812"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903268"},{"key":"ref21","author":"dally","year":"2004","journal-title":"Principles and Practices of Interconnection Networks"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/49.12886"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1987.1676939"},{"key":"ref26","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-031-01725-4","author":"enright-jerger","year":"2009","journal-title":"On-Chip Networks"},{"key":"ref25","author":"tran","year":"2012","journal-title":"NoCTweak A highly parameterizable simulator for early exploration of performance and energy efficiency of networks on-chip"},{"key":"ref50","first-page":"251","article-title":"Routers with a single stage of buffering","author":"iyer","year":"0","journal-title":"Proc Conf Appl Technol Archit Protocols Comput Commun"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/INFCOM.2004.1354611"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ECBS.2010.21"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2110550"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269002"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MCSoC.2012.38"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2012.6164982"},{"key":"ref14","first-page":"91","article-title":"Dynamic voltage scaling with links for power optimization of interconnection networks","author":"shang","year":"0","journal-title":"Proc Int Symp HPCA"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.220"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2009.5071470"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014206"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2011.6081402"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/40.566196"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"ref3","first-page":"1260","article-title":"Multi-core for mobile phones","author":"berkel","year":"0","journal-title":"Proc DATE"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378783"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/71.127260"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669144"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555781"},{"key":"ref49","first-page":"241","article-title":"Modeling and implementation of an output-queuing router for networks-on-chips","author":"elmiligi","year":"0","journal-title":"Proc ICES"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2010.10"},{"key":"ref46","first-page":"87","article-title":"A 128 $\\,\\times\\,$ 128 $\\,\\times\\,$ 24 Gb\/s crossbar interconnecting 128 tiles in a single hop and occupying 6% of their area","author":"passas","year":"0","journal-title":"Proc NOCS"},{"key":"ref45","first-page":"300","article-title":"Networks on chips: From research to products","author":"de micheli","year":"0","journal-title":"Proc 47th ACM\/IEEE DAC"},{"key":"ref48","first-page":"333","article-title":"ViChaR: A dynamic virtual channel regulator for network-on-chip routers","author":"nicopoulos","year":"0","journal-title":"Proc IEEE\/ACM MICRO"},{"key":"ref47","first-page":"1","article-title":"A new switch chip for IBM RS\/6000 SP systems","author":"stunkel","year":"0","journal-title":"Proc ACM\/IEEE CS"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/2209291.2209299"},{"key":"ref41","first-page":"910","article-title":"A communication-aware topological mapping technique for NoCs","author":"tornero","year":"0","journal-title":"Proc Int Euro Par Conf Parallel Process"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310774"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2159280"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/6819107\/06553191.pdf?arnumber=6553191","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,22]],"date-time":"2025-07-22T18:09:27Z","timestamp":1753207767000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6553191\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,6]]},"references-count":51,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2013.2268548","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,6]]}}}