{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,28]],"date-time":"2025-08-28T12:51:12Z","timestamp":1756385472706,"version":"3.41.2"},"reference-count":51,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2014,6,1]],"date-time":"2014-06-01T00:00:00Z","timestamp":1401580800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2014,6,1]],"date-time":"2014-06-01T00:00:00Z","timestamp":1401580800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2014,6,1]],"date-time":"2014-06-01T00:00:00Z","timestamp":1401580800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2014,6]]},"DOI":"10.1109\/tvlsi.2013.2268984","type":"journal-article","created":{"date-parts":[[2013,7,3]],"date-time":"2013-07-03T19:47:11Z","timestamp":1372880831000},"page":"1294-1307","source":"Crossref","is-referenced-by-count":5,"title":["Novel Circuit-Level Model for Gate Oxide Short and its Testing Method in SRAMs"],"prefix":"10.1109","volume":"22","author":[{"given":"Chen-Wei","family":"Lin","sequence":"first","affiliation":[{"name":"Department of Electronics Engineering, Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mango C.-T.","family":"Chao","sequence":"additional","affiliation":[{"name":"Department of Electronics Engineering, Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chih-Chieh","family":"Hsu","sequence":"additional","affiliation":[{"name":"Graduate School of Engineering Science and Technology, National Yunlin University of Science and Technology, Yunlin, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","first-page":"188","article-title":"A study on characterization of gate oxide shorts using non-split model","author":"moh","year":"0","journal-title":"Proc Student Conf Res Develop"},{"key":"ref38","first-page":"1530","article-title":"${\\rm I}&underscore;{\\rm DDT}$ testing of embedded CMOS SRAMs","author":"kumar","year":"0","journal-title":"Proc Design Autom Test Eur Conf Exhibit"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1998.727027"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2029114"},{"key":"ref31","first-page":"158","article-title":"A 45 nm 0.6 V cross-point 8T SRAM with negative biased read\/write assist","author":"yabuuchi","year":"0","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2002.1181704"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966730"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/IRWS.2000.911907"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1999.766698"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.1998.646637"},{"journal-title":"BSIM Berkeley Short-Channel IGFET Model","year":"2013","key":"ref28"},{"journal-title":"UTMOST IV Optimization Module for Compact\/Macro-Modeling","year":"2013","key":"ref27"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/4.634662"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1995.529882"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2002.808156"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ETW.2002.1029634"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/IDT.2009.5404118"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1023\/A:1024683708105"},{"key":"ref24","first-page":"97","article-title":"A circuit level fault model for resistive shorts of MOS gate oxide","author":"lu","year":"0","journal-title":"Proc Workshop Fibres Opt Passive Compon"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2003.1250804"},{"journal-title":"Technology Computer Aided Design (TCAD) Process and Device Simulation Tools","year":"2013","key":"ref26"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/s11390-005-0195-x"},{"journal-title":"Static random access memory (SRAM) write assist circuit with leakage suppression and level control","year":"2013","author":"arsovski","key":"ref50"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-4039-0_3"},{"key":"ref10","first-page":"275","article-title":"Very-low-voltage testing for weak CMOS logic ICs","author":"hong","year":"0","journal-title":"Proc Int Test Conf"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/43.21839"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/IDT.2007.4437433"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1991.176718"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/SECON.1990.117983"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1991.519713"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/SECON.1991.147693"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MTDT.1994.397195"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.1986.294977"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1990.124823"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1990.112567"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2008.55"},{"key":"ref3","article-title":"The effects of gate oxide short in 6-transistors SRAM cell","author":"bin","year":"0","journal-title":"Proc IEEE Int Semicond Electron"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2009.06.054"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DTIS.2009.4938060"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/12.260643"},{"key":"ref7","first-page":"218","article-title":"A sample preparation technique to localize gate oxide defects in memory arrays using conducting atomic force microscopy","author":"lakshmanan","year":"0","journal-title":"Proc Int Symp Test Failure Anal"},{"journal-title":"Memory having self-timed bit line boost circuit and method therefor","year":"2010","author":"childs","key":"ref49"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.1991.199958"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457179"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1997.639732"},{"key":"ref48","first-page":"69","article-title":"A 1.85 fW\/bit ultra low leakage 10T SRAM with speed compensation scheme","author":"kim","year":"0","journal-title":"Proc IEEE ISCAS"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2008.4541435"},{"journal-title":"Proc CMP Annu Users Meeting","article-title":"Deep sub-micron processes: 120 nm, 90 nm, 65 nm, 45 nm CMOS","year":"0","key":"ref42"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/IDT.2009.5404123"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.1995.363349"},{"key":"ref43","first-page":"65","article-title":"A functional 0.69 $\\mu{\\rm m}^{2}$ embedded 6T-SRAM bit cell for 65 nm CMOS platform","author":"arnaud","year":"0","journal-title":"Proc Symp VLSI Technol Dig Tech Papers"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/6819107\/06553093.pdf?arnumber=6553093","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,22]],"date-time":"2025-07-22T18:09:27Z","timestamp":1753207767000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6553093\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,6]]},"references-count":51,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2013.2268984","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2014,6]]}}}