{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,2,1]],"date-time":"2024-02-01T04:10:11Z","timestamp":1706760611307},"reference-count":27,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2014,6,1]],"date-time":"2014-06-01T00:00:00Z","timestamp":1401580800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Mid-Career Researcher Program through NRF Grant funded by the MEST","award":["2011-0029087"],"award-info":[{"award-number":["2011-0029087"]}]},{"DOI":"10.13039\/100004358","name":"Samsung Electronics","doi-asserted-by":"crossref","id":[{"id":"10.13039\/100004358","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2014,6]]},"DOI":"10.1109\/tvlsi.2013.2271054","type":"journal-article","created":{"date-parts":[[2013,7,16]],"date-time":"2013-07-16T18:06:13Z","timestamp":1373997973000},"page":"1338-1349","source":"Crossref","is-referenced-by-count":4,"title":["Simplifying Clock Gating Logic by Matching Factored Forms"],"prefix":"10.1109","volume":"22","author":[{"given":"Inhak","family":"Han","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Youngsoo","family":"Shin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/566475.566481"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2162861"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/323480.323482"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391637"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"160","DOI":"10.1145\/1629911.1629957","article-title":"resurrecting infeasible clock-gating functions","author":"arbel","year":"2009","journal-title":"2009 46th ACM\/IEEE Design Automation Conference dac"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1959.tb01585.x"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1016\/0167-9260(93)90041-A"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/EDAC.1990.136647"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/43.277607"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1992.279337"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.1992.270312"},{"key":"ref27","year":"2010","journal-title":"Design Compiler User Guide"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1981.1675811"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-35311-1_32"},{"key":"ref5","year":"2010","journal-title":"Power Compiler User Guide"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1986.1676819"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2011.5722182"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-68953-1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/43.924824"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2012.6232835"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1987.1270347"},{"key":"ref22","author":"goldberg","year":"2003","journal-title":"On complexity of equivalence checking"},{"key":"ref21","author":"hatchtel","year":"1996","journal-title":"Logic Synthesis and Verification Algorithms"},{"key":"ref24","year":"0","journal-title":"Opencores"},{"key":"ref23","author":"aho","year":"1974","journal-title":"The Design and Analysis of Computer Algorithms"},{"key":"ref26","author":"sentovich","year":"1992","journal-title":"SIS A system for sequential circuit synthesis"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2185235"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/6819107\/06560432.pdf?arnumber=6560432","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:18:00Z","timestamp":1642004280000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6560432\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,6]]},"references-count":27,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2013.2271054","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,6]]}}}