{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,24]],"date-time":"2025-10-24T16:38:13Z","timestamp":1761323893606},"reference-count":44,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2014,6,1]],"date-time":"2014-06-01T00:00:00Z","timestamp":1401580800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2014,6]]},"DOI":"10.1109\/tvlsi.2013.2271697","type":"journal-article","created":{"date-parts":[[2013,7,22]],"date-time":"2013-07-22T18:04:28Z","timestamp":1374516268000},"page":"1364-1376","source":"Crossref","is-referenced-by-count":15,"title":["On-the-Field Test and Configuration Infrastructure for 2-D-Mesh NoCs in Shared-Memory Many-Core Architectures"],"prefix":"10.1109","volume":"22","author":[{"given":"Zhen","family":"Zhang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dimitri","family":"Refauvelet","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alain","family":"Greiner","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mounir","family":"Benabdenbi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Francois","family":"Pecheux","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/54.199799"},{"key":"ref38","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4020-2801-4","author":"gizopoulos","year":"2004","journal-title":"Embedded Processor-Based Self-Test"},{"key":"ref33","first-page":"83","article-title":"Bi-synchronous FIFO for synchronous circuit communication well suited for network-on-chip in GALS architectures","author":"panades","year":"0","journal-title":"Proc 1st ACM\/IEEE Int Symp NoC"},{"key":"ref32","first-page":"139","article-title":"Physical implementation of the DSPIN network-on-chip in the FAUST architecture","author":"panades","year":"0","journal-title":"Proc 2nd ACM\/IEEE Int Symp NOCS"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISoC.2011.6081597"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2009.5195986"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/43.913755"},{"key":"ref36","first-page":"124","article-title":"Software-based self-test strategies for memory caches of risc processor cores","author":"tuna","year":"0","journal-title":"Proc IEEE Latin Amer Test Workshop"},{"key":"ref35","first-page":"198","article-title":"Immunet: A cheap and robust fault-tolerant packet routing mechanism","author":"puente","year":"0","journal-title":"Proc 31st Annu ISCA"},{"key":"ref34","author":"zhang","year":"2011","journal-title":"On the field detection de-activation & reconfiguration (ODDR) mechanism for permanent fault-tolerance of network-on-chip"},{"key":"ref10","first-page":"131","article-title":"Testing strategies for networks on chip","author":"ubar","year":"2003","journal-title":"Networks on Chip"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2066070"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.108"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2005.45"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.244018"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2006.260967"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1584020"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364618"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2007.4437574"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.62"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2012.6219032"},{"key":"ref28","first-page":"72","article-title":"Fault-tolerant router with built-in self-test\/self-diagnosis and fault-isolation circuits for 2D-mesh based chip multiprocessor systems","author":"lin","year":"0","journal-title":"Proc Int Symp VLSI-DAT"},{"key":"ref4","year":"2012","journal-title":"Kalray Mppa Many-Core Processor"},{"key":"ref27","doi-asserted-by":"crossref","first-page":"812","DOI":"10.1145\/1629911.1630119","article-title":"vicis: a reliable network for unreliable silicon","author":"fick","year":"2009","journal-title":"2009 46th ACM\/IEEE Design Automation Conference dac"},{"key":"ref3","year":"2009","journal-title":"Intel Single-chip Cloud Computer"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2006.28"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2006.1649609"},{"key":"ref5","year":"2009","journal-title":"International Technology Roadmap for Semiconductors"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1987.1676939"},{"key":"ref7","author":"dally","year":"2004","journal-title":"Principles and Practices of Interconnection Networks"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.910957"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MCOM.2003.1232240"},{"key":"ref1","year":"2009","journal-title":"Tilera Tile-gx Processor"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2007.41"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2009.5071475"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364619"},{"key":"ref42","year":"2012","journal-title":"Nangate 45 nm Open Cell Library"},{"key":"ref24","first-page":"219","article-title":"A DFT architecture for asynchronous networks-on-chip","author":"tran","year":"0","journal-title":"Proc 11th ETS"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391584"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2009.5195984"},{"key":"ref44","year":"2011","journal-title":"SoCLib"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2009.5071441"},{"key":"ref43","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-5597-1","volume":"14","author":"krstic","year":"1998","journal-title":"Delay Fault Testing for VLSI Circuits"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763109"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/6819107\/06565420.pdf?arnumber=6565420","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:18:00Z","timestamp":1642004280000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6565420\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,6]]},"references-count":44,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2013.2271697","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,6]]}}}