{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,8]],"date-time":"2026-09-08T12:45:24Z","timestamp":1788871524663,"version":"build-2803163510"},"reference-count":31,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2014,6,1]],"date-time":"2014-06-01T00:00:00Z","timestamp":1401580800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Tsinghua University Initiative Scientific Research Program"},{"name":"National Key Science and Technology Projects"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2014,6]]},"DOI":"10.1109\/tvlsi.2013.2271794","type":"journal-article","created":{"date-parts":[[2013,8,22]],"date-time":"2013-08-22T15:14:08Z","timestamp":1377184448000},"page":"1416-1428","source":"Crossref","is-referenced-by-count":1,"title":["Compiler-Assisted Leakage- and Temperature- Aware Instruction-Level VLIW Scheduling"],"prefix":"10.1109","volume":"22","author":[{"given":"Shan","family":"Cao","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zhaolin","family":"Li","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Fang","family":"Wang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Shaojun","family":"Wei","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871529"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.876103"},{"key":"ref10","doi-asserted-by":"crossref","first-page":"163","DOI":"10.1145\/1159974.1134674","article-title":"Compiler-directed thermal management for VLIW functional units","volume":"41","author":"mutyam","year":"2006","journal-title":"SIGPlan Notices"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1016\/j.parco.2010.08.005"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1016\/j.jss.2009.11.727"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/780731.780770"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1124713.1124723"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2004.1349303"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228371"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/782814.782831"},{"key":"ref18","first-page":"78","article-title":"Techniques for multicore thermal management: Classification and new exploration","author":"donald","year":"0","journal-title":"Proc Annu Int Symp Comput Archit"},{"key":"ref19","first-page":"1","article-title":"A case for thermal-aware floorplanning at the microarchitectural level","volume":"7","author":"sankaranarayanan","year":"2005","journal-title":"Instruction-Level Parallelism"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1002\/0470014164"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/40.782564"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2002.995695"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.60"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.909331"},{"key":"ref29","article-title":"Temperature aware floorplanning","author":"han","year":"0","journal-title":"Proc Workshop Temperature-Aware Comput Syst"},{"key":"ref5","author":"rixner","year":"2002","journal-title":"Stream Processor Architecture"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2008.917757"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1273440.1250689"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2187671.2187675"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/92.845896"},{"key":"ref1","first-page":"395","article-title":"ChipPower: An architecture-level leakage simulator","author":"tsai","year":"0","journal-title":"Proc IEEE Int SOC Conf"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1166\/jolpe.2007.128"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2092795"},{"key":"ref21","first-page":"426","article-title":"Temperature-aware compilation for VLIW processors","author":"schafer","year":"0","journal-title":"Proc Int Conf Embedded Real Time Comput Syst Appl"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/356819.356822"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2157542"},{"key":"ref26","author":"krum","year":"2000","journal-title":"The CRC Handbook of Thermal Engineering"},{"key":"ref25","author":"cormen","year":"2001","journal-title":"Introduction to Algorithms"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/6819107\/06584810.pdf?arnumber=6584810","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:18:00Z","timestamp":1641986280000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6584810\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,6]]},"references-count":31,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2013.2271794","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,6]]}}}