{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T16:05:31Z","timestamp":1761581131860},"reference-count":52,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2014,6,1]],"date-time":"2014-06-01T00:00:00Z","timestamp":1401580800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Spanish Ministry of Education, Culture and Sports","award":["TIN2009- 09806","AYA2009-13300","CSD2007-00050"],"award-info":[{"award-number":["TIN2009- 09806","AYA2009-13300","CSD2007-00050"]}]},{"name":"Spanish Government and European ERDF","award":["TIN2010-21291-C02-01"],"award-info":[{"award-number":["TIN2010-21291-C02-01"]}]},{"name":"Autonomous Aragon Government and European ESF","award":["gaZ"],"award-info":[{"award-number":["gaZ"]}]},{"name":"HiPEAC","award":["HiPEAC-3","FP7\/ICT 287759"],"award-info":[{"award-number":["HiPEAC-3","FP7\/ICT 287759"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2014,6]]},"DOI":"10.1109\/tvlsi.2013.2271917","type":"journal-article","created":{"date-parts":[[2013,10,7]],"date-time":"2013-10-07T18:08:17Z","timestamp":1381169297000},"page":"1248-1261","source":"Crossref","is-referenced-by-count":8,"title":["Configuration Mapping Algorithms to Reduce Energy and Time Reconfiguration Overheads in Reconfigurable Systems"],"prefix":"10.1109","volume":"22","author":[{"given":"Juan Antonio","family":"Clemente","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Elena Perez","family":"Ramo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Javier","family":"Resano","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Daniel","family":"Mozos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Francky","family":"Catthoor","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","year":"2012","journal-title":"ZC702 Evaluation Board for the Zynq-7000 XC7Z020 Extensible Processing Platform User Guide UG850 (v1 0)"},{"key":"ref38","year":"2012","journal-title":"7 Series FPGAs Overview DS180 (v1 11)"},{"key":"ref33","first-page":"26","article-title":"A power modeling and estimation framework for VLIW-based embedded systems","volume":"1","author":"benini","year":"0","journal-title":"Proc PATMOS"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1155\/2009\/390167"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/1462586.1462590"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2009.2026607"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998307"},{"key":"ref36","first-page":"230","article-title":"Low power coarse-grained reconfigurable instruction set processor","author":"barat","year":"0","journal-title":"Proc Int Conf FPL"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2002.994946"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.92"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.2000.903390"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/360276.360342"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2014068"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.912228"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008155020711"},{"key":"ref20","first-page":"965","article-title":"A parallel configuration model for reducing the run-time reconfiguration overhead","author":"qu","year":"0","journal-title":"Proc IEEE DATE"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2003490"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.884052"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2008.48"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2010.35"},{"key":"ref26","first-page":"147","article-title":"Configuration compression for virtex FPGAs","author":"li","year":"0","journal-title":"Proc 9th Annu IEEE Symp FCCM"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2050158"},{"key":"ref50","first-page":"795","article-title":"Interconnection networks enable fine-grain dynamic multi-tasking on FPGAs","author":"marescaux","year":"0","journal-title":"Proc Int Conf FPL"},{"key":"ref51","doi-asserted-by":"crossref","first-page":"1465","DOI":"10.1109\/TVLSI.2008.2000974","article-title":"Hardware supported task scheduling on dynamically reconfigurable SoC architectures","volume":"16","author":"pan","year":"2008","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref52","year":"2010","journal-title":"TMS320C67x Fixed\/Floating-Point DSPs"},{"key":"ref10","article-title":"2 Gb: $\\times\\,$ 16 $\\,\\times\\,$ 32 Mobile LPDDR2 SDRAM S4 Features","year":"2013"},{"key":"ref11","first-page":"565","article-title":"A self-reconfiguring platform","author":"blodget","year":"0","journal-title":"Proc Int Conf FPL"},{"key":"ref40","year":"2011","journal-title":"Stratix V Device Datasheet"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/384286.264214"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt:20060155"},{"key":"ref14","first-page":"191","article-title":"Reducing the reconfiguration overhead: A survey of techniques","author":"ramo","year":"0","journal-title":"Proc Int Conf ERSA"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.153"},{"key":"ref16","first-page":"209","article-title":"Evaluation of rapid context switching on a CSRC device","author":"lehn","year":"0","journal-title":"Proc Int Conf ERSA"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2001.915091"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/503074.503076"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/993396.993404"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2010.17"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2009.2013250"},{"key":"ref6","year":"2011","journal-title":"Virtex-5 FPGA Config User Guide UG191"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884574"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.89"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2010.5540985"},{"key":"ref49","year":"2012","journal-title":"CACTI An Integrated Cache and Memory Access Time Cycle Time Area Leakage and Dynamic Power Model"},{"key":"ref9","article-title":"576 Mb: $\\times\\,$ 18, $\\times\\,$ 36 RLDRAM 3 Features","year":"2013"},{"key":"ref46","year":"2005","journal-title":"Local Memory Bus (LMB) v1 0"},{"key":"ref45","year":"2011","journal-title":"AXI Reference Guide UG761 (v13 1)"},{"key":"ref48","year":"2011","journal-title":"Nios II Performance Benchmarks"},{"key":"ref47","year":"2009","journal-title":"PlanAhead User Guide UG632 (vl3 4)"},{"key":"ref42","first-page":"230","article-title":"Low power coarse-grained reconfigurable instruction set processor","author":"barat","year":"0","journal-title":"Proc Int Conf FPL"},{"key":"ref41","year":"2011","journal-title":"Quartus II Handbook Version 13 0 Volume 1 Design and Synthesis"},{"key":"ref44","year":"2012","journal-title":"MicroBlaze Processor Reference Guide UG081 (v13 4)"},{"key":"ref43","year":"2012","journal-title":"EDK Concepts Tools and Techniques UG683 (v14 1)"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/6819107\/06623203.pdf?arnumber=6623203","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:18:00Z","timestamp":1642004280000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6623203\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,6]]},"references-count":52,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2013.2271917","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,6]]}}}