{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,1,9]],"date-time":"2024-01-09T23:39:36Z","timestamp":1704843576578},"reference-count":33,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2014,7,1]],"date-time":"2014-07-01T00:00:00Z","timestamp":1404172800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2014,7]]},"DOI":"10.1109\/tvlsi.2013.2275037","type":"journal-article","created":{"date-parts":[[2014,6,23]],"date-time":"2014-06-23T19:42:27Z","timestamp":1403552547000},"page":"1570-1582","source":"Crossref","is-referenced-by-count":14,"title":["Low-Power Test Generation by Merging of Functional Broadside Test Cubes"],"prefix":"10.1109","volume":"22","author":[{"given":"Irith","family":"Pomeranz","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/944027.944030"},{"key":"ref32","author":"abramovici","year":"1995","journal-title":"Digital Systems Testing and Testable Design"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2006.105"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041773"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996706"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.829797"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1386971"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"26","DOI":"10.1557\/PROC-643-K2.6","article-title":"Test power reduction with multiple capture orders","author":"lee","year":"0","journal-title":"Proc Asian Test Symp"},{"key":"ref14","first-page":"1019","article-title":"Low-capture-power test generation for scan-based testing","author":"wen","year":"0","journal-title":"Proc Int Test Conf"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364648"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2008.4484837"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2008.48"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2008.13"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1166\/jolpe.2008.196"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966696"},{"key":"ref4","first-page":"453","article-title":"Peak-power reduction for multiple-scan circuits during test application","author":"lee","year":"0","journal-title":"Proc Asian Test Symp"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/288548.288563"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894297"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2002.1011128"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2001.990304"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966687"},{"key":"ref8","first-page":"744","article-title":"A cost-effective scan architecture for scan testing with nonscan test power and test application cost","author":"xiang","year":"0","journal-title":"Proc Design Autom Conf"},{"key":"ref7","first-page":"673","article-title":"Reduction of SOC test data volume, scan power and testing time using alternating runlength codes","author":"chandra","year":"0","journal-title":"Proc Design Autom Conf"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2000.843824"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1271098"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/43.736572"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2030353"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2010.5419834"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2010.5469593"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/PRDC.2011.14"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2011.5783778"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2228510"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.141"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/6841655\/06578179.pdf?arnumber=6578179","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:17:30Z","timestamp":1642004250000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6578179\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,7]]},"references-count":33,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2013.2275037","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,7]]}}}