{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,29]],"date-time":"2026-08-29T15:58:59Z","timestamp":1788019139271,"version":"build-2784847793"},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2014,7,1]],"date-time":"2014-07-01T00:00:00Z","timestamp":1404172800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2014,7]]},"DOI":"10.1109\/tvlsi.2013.2276100","type":"journal-article","created":{"date-parts":[[2013,9,9]],"date-time":"2013-09-09T18:32:38Z","timestamp":1378751558000},"page":"1593-1605","source":"Crossref","is-referenced-by-count":17,"title":["Novel Class of Energy-Efficient Very High-Speed Conditional Push\u2013Pull Pulsed Latches"],"prefix":"10.1109","volume":"22","author":[{"given":"Elio","family":"Consoli","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Gaetano","family":"Palumbo","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jan M.","family":"Rabaey","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Massimo","family":"Alioto","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref32","author":"narendra","year":"2006","journal-title":"Leakage in Nanometer CMOS Technologies"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.831498"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2003.1234286"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2041376"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2041377"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1002\/cta.757"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2001.945391"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/4.753687"},{"key":"ref15","first-page":"207","article-title":"Clocked storage elements","author":"partovi","year":"2001","journal-title":"Design of High-Performance Microprocessor Circuits"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2003.1234326"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2001.945371"},{"key":"ref18","first-page":"338","article-title":"A 77% energy-saving 22-transistor single-phase-clocking D-flip-flop with adaptive-coupling configuration in 40 nm CMOS","author":"teh","year":"2011","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref19","first-page":"482","article-title":"Conditional push–pull pulsed latch with 726 fJops energy delay product in 65 nm CMOS","author":"consoli","year":"2012","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1002\/0471723703"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.896516"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.902211"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2030113"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/4.668981"},{"key":"ref29","first-page":"70","article-title":"A 5.2 GHz microprocessor chip for the IBM zEnterprise system","author":"warnock","year":"0","journal-title":"Proc IEEE ISSCC Dig Tech Papers"},{"key":"ref5","first-page":"78","article-title":"Design solutions for the bulldozer 32 nm SOI 2-core processor module in an 8-core CPU","author":"fischer","year":"2011","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2006.1705327"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/4.726547"},{"key":"ref2","first-page":"1","article-title":"Architectures and circuits for energy-efficient computing","author":"dally","year":"0","journal-title":"Proc CICC"},{"key":"ref9","year":"2011","journal-title":"International Technology Roadmap for Semiconductors"},{"key":"ref1","first-page":"276","article-title":"The implementation of the next-generation 64b itanium microprocessor","author":"naffziger","year":"0","journal-title":"Proc IEEE ISSCC"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2003.1234286"},{"key":"ref22","author":"sutherland","year":"1999","journal-title":"Logical Effort Designing Fast CMOS Circuits"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2008.4672142"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/5.920580"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2033538"},{"key":"ref26","first-page":"87","article-title":"Load-sensitive flip-flop characterization","author":"heo","year":"0","journal-title":"Proc CSW-VLSI"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/82.592586"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/6841655\/06594886.pdf?arnumber=6594886","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:17:31Z","timestamp":1642004251000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6594886\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,7]]},"references-count":32,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2013.2276100","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,7]]}}}