{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:21:10Z","timestamp":1740133270883,"version":"3.37.3"},"reference-count":29,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2014,8,1]],"date-time":"2014-08-01T00:00:00Z","timestamp":1406851200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/100002418","name":"Intel Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100002418","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2014,8]]},"DOI":"10.1109\/tvlsi.2013.2277351","type":"journal-article","created":{"date-parts":[[2013,8,23]],"date-time":"2013-08-23T14:01:48Z","timestamp":1377266508000},"page":"1727-1737","source":"Crossref","is-referenced-by-count":6,"title":["Design and Evaluation of Confidence-Driven Error-Resilient Systems"],"prefix":"10.1109","volume":"22","author":[{"given":"Chia-Hsiang","family":"Chen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David","family":"Blaauw","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dennis","family":"Sylvester","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhengya","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/5.915374"},{"year":"2008","journal-title":"International Technology Roadmap for Semiconductors","key":"ref11"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1021\/nl803669s"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1063\/1.3622665"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/12.324541"},{"key":"ref15","first-page":"35","article-title":"Analysis of IR-drop scaling with implications for deep submicron P\/G network designs","author":"ajami","year":"2003","journal-title":"Proc 4th Int Symp Quality Electron Design"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1109\/DATE.2010.5457058"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1109\/ICCD.2008.4751886"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1109\/TNS.2006.889115"},{"doi-asserted-by":"publisher","key":"ref19","DOI":"10.1109\/MDT.2004.8"},{"year":"2009","author":"davis","journal-title":"BEE3 Revitalizing Computer Architecture Research","key":"ref28"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/IEDM.2005.1609253"},{"doi-asserted-by":"publisher","key":"ref27","DOI":"10.1088\/0957-4484\/19\/11\/115708"},{"key":"ref3","first-page":"93","article-title":"Design perspectives on 22 nm CMOS and beyond","author":"borkar","year":"2009","journal-title":"Proc ACM\/IEEE Design Autom Conf"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/JSSC.2008.2007145"},{"key":"ref29","article-title":"A confidence-driven model for error-resilient computing","author":"chen","year":"2011","journal-title":"Proc Design Autom Test Eur Conf"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/DSN.2002.1028924"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.3390\/jlpea1030334"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/TVLSI.2006.887832"},{"key":"ref2","first-page":"176","article-title":"Reliability challenges for 45 nm and beyond","author":"mcpherson","year":"2006","journal-title":"Proc ACM\/IEEE Design Autom Conf"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/MM.2005.110"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/4.982424"},{"doi-asserted-by":"publisher","key":"ref20","DOI":"10.1145\/313817.313834"},{"doi-asserted-by":"publisher","key":"ref22","DOI":"10.1109\/TCAD.2011.2179038"},{"doi-asserted-by":"publisher","key":"ref21","DOI":"10.1109\/DATE.2010.5457181"},{"doi-asserted-by":"publisher","key":"ref24","DOI":"10.1109\/HPCA.2006.1598108"},{"doi-asserted-by":"publisher","key":"ref23","DOI":"10.1088\/0957-4484\/13\/3\/323"},{"doi-asserted-by":"publisher","key":"ref26","DOI":"10.1109\/MICRO.2003.1253179"},{"doi-asserted-by":"publisher","key":"ref25","DOI":"10.1109\/VTEST.1999.766651"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/6862109\/06585814.pdf?arnumber=6585814","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:32:34Z","timestamp":1641987154000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6585814\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,8]]},"references-count":29,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2013.2277351","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2014,8]]}}}