{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,20]],"date-time":"2026-09-20T01:10:29Z","timestamp":1789866629445,"version":"4.0.1"},"reference-count":50,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2014,8,1]],"date-time":"2014-08-01T00:00:00Z","timestamp":1406851200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/100008930","name":"CELEST","doi-asserted-by":"crossref","id":[{"id":"10.13039\/100008930","id-type":"DOI","asserted-by":"crossref"}]},{"name":"NSF Science of Learning Center","award":["NSF SBE-0354378"],"award-info":[{"award-number":["NSF SBE-0354378"]}]},{"name":"NSF Science of Learning Center","award":["NSF OMA-0835976"],"award-info":[{"award-number":["NSF OMA-0835976"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2014,8]]},"DOI":"10.1109\/tvlsi.2013.2277715","type":"journal-article","created":{"date-parts":[[2013,9,11]],"date-time":"2013-09-11T08:32:25Z","timestamp":1378888345000},"page":"1815-1828","source":"Crossref","is-referenced-by-count":103,"title":["Design and Optimization of Nonvolatile Multibit 1T1R Resistive RAM"],"prefix":"10.1109","volume":"22","author":[{"given":"Mahmoud","family":"Zangeneh","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ajay","family":"Joshi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/NEMS.2009.5068582"},{"key":"ref38","first-page":"42","article-title":"A 0.13 $\\mu{\\rm m}$ 8 Mb logic based CuxSiyO resistive memory with self-adaptive yield enhancement and operation power reduction","author":"xue","year":"2012","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2011.5938207"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/1840845.1840851"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2078710"},{"key":"ref30","doi-asserted-by":"crossref","first-page":"870","DOI":"10.1021\/nl8037689","article-title":"High-density crossbar arrays based on a Si memristive system","volume":"9","author":"jo","year":"2009","journal-title":"Nano Lett"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2161360"},{"key":"ref36","first-page":"1","article-title":"Design implications of memristor-based RRAM cross-point structures","author":"xu","year":"2011","journal-title":"Proc DATE"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2136443"},{"key":"ref34","first-page":"73","article-title":"A look up table design with 3D bipolar RRAMs","author":"chen","year":"2012","journal-title":"Proc 17th ASP-DAC"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2042900"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2215714"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2009.2038051"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996588"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2012.2193129"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1063\/1.3671565"},{"key":"ref22","first-page":"815","article-title":"On the variability of HfOx RRAM: From numerical simulation to compact modeling","author":"guan","year":"2012","journal-title":"Proc Workshop Compact Model"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2012.2184545"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1063\/1.3236506"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2012.2184544"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2011.5937942"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/2206781.2206786"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2008.2010583"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCT.1971.1083337"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1038\/nature06932"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837495"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2049867"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1049\/el.2009.0123"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1049\/el.2009.3511"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1088\/0143-0807\/30\/4\/001"},{"key":"ref16","first-page":"210","article-title":"SPICE model of memristor with nonlinear dopant drift","volume":"18","author":"biolek","year":"2009","journal-title":"Radioengineering"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2167513"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2009.5424411"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1038\/nmat3070"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2192661"},{"key":"ref3","first-page":"4","article-title":"High-performance SRAM in nanoscale CMOS: Design challenges and techniques","author":"chuang","year":"2007","journal-title":"Proc IEEE Int Workshop MTDT"},{"key":"ref6","first-page":"500","article-title":"A 58 nm 1.8 V 1 Gb pram with 6.4 MB\/s program BW","author":"chung","year":"2011","journal-title":"Proc IEEE ISSCC"},{"key":"ref5","first-page":"444","article-title":"A 3bit\/cell 32 Gb NAND flash memory at 34 nm with 6 MB\/s program throughput and with dynamic 2b\/cell blocks configuration mode for a program throughput increase up to 13 MB\/s","author":"macerola","year":"2010","journal-title":"Proc ISSCC"},{"key":"ref8","first-page":"208","article-title":"A low-voltage 1 Mb feram in 0.13 $\\mu{\\rm m}$ CMOS featuring time-to-digital sensing for expanded operating margin in scaled CMOS","author":"qazi","year":"2011","journal-title":"Proc IEEE ISSCC"},{"key":"ref7","first-page":"462","article-title":"A 90 nm 12 ns 32 Mb 2T1MTJ MRAM","author":"nebashi","year":"2009","journal-title":"Proc IEEE ISSCC"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1007\/s00339-011-6269-4"},{"key":"ref9","first-page":"82","article-title":"A 5 ns fast write multi-level non-volatile 1 K bits RRAM memory with advance write scheme","author":"chiang","year":"2009","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref46","first-page":"314","article-title":"A double-tail latch-type voltage sense amplifier with 18 ps ${\\rm setup}{+}{\\rm hold}$ time","author":"schinkel","year":"2007","journal-title":"Proc IEEE ISSCC"},{"key":"ref45","year":"2011","journal-title":"Predictive Technology Model (PTM)"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2008.2012270"},{"key":"ref47","first-page":"345","article-title":"Fast statistical model of TiO2 thin-film memristor and design implication","author":"hu","year":"2011","journal-title":"Proc IEEE\/ACM ICCAD"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2012.6165062"},{"key":"ref41","first-page":"25","article-title":"Geometry variations analysis of TiO2 thin-film and spintronic memristors","author":"hu","year":"2011","journal-title":"Proc 16th ASP-DAC"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/TENCON.2004.1414916"},{"key":"ref43","first-page":"200","article-title":"A 4 Mb embedded SLC resistive-RAM macro with 7.2 ns read-write random-access time and 160 ns MLC-access capability","author":"sheu","year":"2011","journal-title":"Proc ISSCC"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/6862109\/06595151.pdf?arnumber=6595151","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:32:34Z","timestamp":1642005154000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6595151\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,8]]},"references-count":50,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2013.2277715","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,8]]}}}