{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,24]],"date-time":"2026-10-24T18:54:32Z","timestamp":1792868072979,"version":"4.5.0"},"reference-count":52,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2014,8,1]],"date-time":"2014-08-01T00:00:00Z","timestamp":1406851200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"NSF","award":["CNS-0834476"],"award-info":[{"award-number":["CNS-0834476"]}]},{"name":"NSF","award":["CNS-1117604"],"award-info":[{"award-number":["CNS-1117604"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2014,8]]},"DOI":"10.1109\/tvlsi.2013.2278289","type":"journal-article","created":{"date-parts":[[2013,9,11]],"date-time":"2013-09-11T04:32:25Z","timestamp":1378873945000},"page":"1653-1665","source":"Crossref","is-referenced-by-count":23,"title":["MASTER: A Multicore Cache Energy-Saving Technique Using Dynamic Cache Reconfiguration"],"prefix":"10.1109","volume":"22","author":[{"given":"Sparsh","family":"Mittal","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yanan","family":"Cao","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zhao","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000073"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/HIPC.2009.5433222"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268822"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.812370"},{"key":"ref31","first-page":"148","article-title":"Drowsy caches: Simple techniques for reducing leakage power","author":"flautner","year":"2002","journal-title":"Proc 29th Annu IEEE PESC"},{"key":"ref30","first-page":"151","article-title":"Exploiting choice in resizable cache design to optimize deep-submicron processor energy-delay","author":"yang","year":"2002","journal-title":"Proc 8th Int Symp HPCA"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2002.1106013"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2002.1106012"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2008.4751917"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1504\/IJES.2007.016035"},{"key":"ref28","first-page":"214","article-title":"Reconfigurable caches and their application to media processing","author":"ranganathan","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/1882453.1882455"},{"key":"ref29","first-page":"1","article-title":"EnCache: Improving cache energy efficiency using a software-controlled profiling cache","author":"mittal","year":"2012","journal-title":"Proc IEEE Int Conf Electro\/inf Technol"},{"key":"ref2","year":"2013"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1941487.1941507"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2002.1176251"},{"key":"ref22","first-page":"1","article-title":"Sniper: Exploring the level of abstraction for scalable and accurate parallel multi-core simulations","author":"carlson","year":"2011","journal-title":"Proc Int Conf High Perform Comput Netw SC"},{"key":"ref21","doi-asserted-by":"crossref","first-page":"90","DOI":"10.1109\/LPE.2000.155259","article-title":"gated-v\/sub dd\/: a circuit technique to reduce leakage in deep-submicron cache memories","author":"powell","year":"2000","journal-title":"ISLPED 00 the 2000 International Symposium on Low Power Electronics and Design (Cat No 00TH8514) LPE-00"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/1654059.1654074"},{"key":"ref23","first-page":"367","article-title":"Gaining insights into multicore cache partitioning: Bridging the gap between simulation and real systems","author":"lin","year":"2008","journal-title":"Proc IEEE 14th Int Symp HPCA"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.49"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2013.160"},{"key":"ref50","first-page":"189","article-title":"MESA: Reducing cache conflicts by integrating static and run-time methods","author":"ding","year":"2006","journal-title":"Proc IEEE ISPASS"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2001.991105"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555788"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937453"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1999.809463"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/138873.138876"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6169036"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2008.52"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024935"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-19448-1_8"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749757"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903259"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1698772.1698774"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859635"},{"key":"ref4","year":"2013"},{"key":"ref3","first-page":"96","article-title":"Westmere: A family of 32 nm IA processors","author":"kurd","year":"2010","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref6","year":"2011","journal-title":"International Technology Roadmap for Semiconductors (ITRS)"},{"key":"ref5","year":"2013"},{"key":"ref8","first-page":"25","article-title":"Energy\/power breakdown of pipelined nanometer caches (90 nm\/65 nm\/45 nm\/32 nm)","author":"rodriguez","year":"2006","journal-title":"Proc ISLPED"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/40.782564"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1145\/1508244.1508259"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1183401.1183428"},{"key":"ref46","doi-asserted-by":"crossref","first-page":"109","DOI":"10.1535\/itj.1002.03","article-title":"Power and thermal management in the intel core duo processor","volume":"10","author":"naveh","year":"2006","journal-title":"Intel Technology Journal"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1023\/B:SUPE.0000014800.27383.8f"},{"key":"ref48","first-page":"58","article-title":"A family of 45 nm IA processors","author":"kumar","year":"2009","journal-title":"Proc IEEE ISSCC Dig Tech Papers"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1145\/986537.986601"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/860176.860181"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/1061267.1061271"},{"key":"ref44","year":"2013","journal-title":"CACTI 6 5"},{"key":"ref43","author":"puzak","year":"1985","journal-title":"Cache-memory design"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/6862109\/06595137.pdf?arnumber=6595137","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:32:34Z","timestamp":1641987154000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6595137\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,8]]},"references-count":52,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2013.2278289","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,8]]}}}