{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,17]],"date-time":"2026-09-17T01:41:34Z","timestamp":1789609294801,"version":"build-2803163510"},"reference-count":21,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2014,8,1]],"date-time":"2014-08-01T00:00:00Z","timestamp":1406851200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Research Grants Council of the Hong Kong Special Administrative Region"},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2014,8]]},"DOI":"10.1109\/tvlsi.2013.2278295","type":"journal-article","created":{"date-parts":[[2013,8,30]],"date-time":"2013-08-30T14:02:43Z","timestamp":1377871363000},"page":"1829-1840","source":"Crossref","is-referenced-by-count":32,"title":["Compiler-Assisted STT-RAM-Based Hybrid Cache for Energy Efficient Embedded Systems"],"prefix":"10.1109","volume":"22","author":[{"given":"Qingan","family":"Li","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jianhua","family":"Li","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Liang","family":"Shi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mengying","family":"Zhao","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chun Jason","family":"Xue","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yanxiang","family":"He","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2004.1281665"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.33"},{"key":"ref13","first-page":"131","article-title":"Optimal scheduling to minimize non-volatile memory access time with hardware cache","author":"tseng","year":"2010","journal-title":"Proc 18th IEEE\/IFIP VLSI-SoC"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024819"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2097307"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ESTIMedia.2011.6088521"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.258"},{"key":"ref18","first-page":"737","article-title":"Power and performance of read-write aware hybrid caches with non-volatile memories","author":"wu","year":"2009","journal-title":"Proc Conf Design Autom Test Eur"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/291069.291036"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2011.5993611"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555761"},{"key":"ref6","year":"2007","journal-title":"e300 Power Architecture Core Family Reference Manual"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISoC.2011.6081626"},{"key":"ref8","year":"2010","journal-title":"Do you use or Allow Dynamic Memory Allocation in Your Embedded Design?"},{"key":"ref7","year":"2013","journal-title":"Cortex-R Series"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798259"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1994.717399"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"554","DOI":"10.1145\/1391469.1391610","article-title":"circuit and microarchitecture evaluation of 3d stacking magnetic ram (mram) as a universal memory replacement","author":"xiangyu dong","year":"2008","journal-title":"2008 45th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref20","first-page":"275","article-title":"The hardness of cache conscious data placement","volume":"12","author":"petrank","year":"2005","journal-title":"Nordic J Comput"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333708"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/6862109\/06588311.pdf?arnumber=6588311","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:32:34Z","timestamp":1641987154000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6588311\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,8]]},"references-count":21,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2013.2278295","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,8]]}}}