{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,6]],"date-time":"2026-10-06T06:14:48Z","timestamp":1791267288708,"version":"4.1.0"},"reference-count":42,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2014,8,1]],"date-time":"2014-08-01T00:00:00Z","timestamp":1406851200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"NSF","award":["CCF-0829950"],"award-info":[{"award-number":["CCF-0829950"]}]},{"name":"NSF","award":["CCF-0954157"],"award-info":[{"award-number":["CCF-0954157"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2014,8]]},"DOI":"10.1109\/tvlsi.2013.2278383","type":"journal-article","created":{"date-parts":[[2013,10,23]],"date-time":"2013-10-23T18:10:15Z","timestamp":1382551815000},"page":"1763-1776","source":"Crossref","is-referenced-by-count":35,"title":["Reliability-Aware Design Flow for Silicon Photonics On-Chip Interconnect"],"prefix":"10.1109","volume":"22","author":[{"given":"Moustafa","family":"Mohamed","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zheng","family":"Li","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xi","family":"Chen","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Li","family":"Shang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Alan R.","family":"Mickelson","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.18"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/1283780.1283827"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155632"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555809"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/1854273.1854332"},{"key":"ref37","author":"yang","year":"0","journal-title":"Incremental Self-Adaptive Chip-Package Thermal Analysis Software"},{"key":"ref36","first-page":"83","article-title":"Wattch: a framework for architectural-level power analysis and optimizations","author":"brooks","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.82"},{"key":"ref34","first-page":"866","article-title":"The compatibility analysis of thread migration and DVFS in multi-core processor","author":"oh","year":"2010","journal-title":"Proc 11th ISQED"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749722"},{"key":"ref40","first-page":"1","article-title":"SPEComp: A new benchmark suite for measuring parallel computer performance","author":"aslot","year":"2001","journal-title":"Proc Workshop OpenMP Appl Tools"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2012.6237013"},{"key":"ref12","year":"2008","journal-title":"ePIXfab Website"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSTQE.2009.2026550"},{"key":"ref14","article-title":"Matrix analysis of nanophotonic devices","author":"chen","year":"2010","journal-title":"Proc Int Conf Fiber Opt Photon"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2039370.2039406"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1364\/OL.33.002185"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/CLEO.2008.4551611"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1364\/OE.18.020298"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/s00339-009-5120-7"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/2304576.2304595"},{"key":"ref4","first-page":"153","article-title":"Corona: System implications of emerging nanophotonic technology","author":"vantrease","year":"2008","journal-title":"Proc 35th ISCA"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815977"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/HOTI.2008.20"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1840845.1840853"},{"key":"ref29","year":"0","journal-title":"SPLASH2 Website"},{"key":"ref5","doi-asserted-by":"crossref","DOI":"10.1364\/AO.52.007638","article-title":"Process and thermal variation in silicon photonic devices","author":"chen","year":"2013","journal-title":"Appl Opt"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024890"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2089072"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1970406.1970410"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1364\/OE.18.017631"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/HOTI.2008.32"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1364\/ACP.2009.ThN5"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1143\/JJAP.46.5465"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1364\/OE.18.003487"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/STHERM.2010.5444295"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1364\/OL.31.001241"},{"key":"ref41","year":"2009","journal-title":"International Technology Roadmap for Semiconductors (ITRS)"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/CLEO.2006.4627583"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/LPT.2009.2023522"},{"key":"ref25","first-page":"81730h-1","article-title":"Nanometric polymer coatings for silicon on insulator circuits","volume":"8173","author":"espinoza","year":"2011","journal-title":"Proc SPIE"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/6862109\/06645450.pdf?arnumber=6645450","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:32:34Z","timestamp":1642005154000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6645450\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,8]]},"references-count":42,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2013.2278383","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,8]]}}}