{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,8]],"date-time":"2026-09-08T12:42:10Z","timestamp":1788871330424,"version":"build-2803163510"},"reference-count":14,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2014,7,1]],"date-time":"2014-07-01T00:00:00Z","timestamp":1404172800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"European Union and Greek national funds"},{"name":"Research Funding Program: Archimedes III"},{"name":"Investing in Knowledge Society through the European Social Fund"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2014,7]]},"DOI":"10.1109\/tvlsi.2013.2278439","type":"journal-article","created":{"date-parts":[[2013,9,5]],"date-time":"2013-09-05T14:02:17Z","timestamp":1378389737000},"page":"1625-1629","source":"Crossref","is-referenced-by-count":13,"title":["Input Vector Monitoring Concurrent BIST Architecture Using SRAM Cells"],"prefix":"10.1109","volume":"22","author":[{"given":"Ioannis","family":"Voyiatzis","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Costas","family":"Efstathiou","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.855933"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/43.229736"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DTIS.2008.4540237"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/43.658569"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/12.142691"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/43.16803"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2005.16"},{"key":"ref6","author":"saluja","year":"1986","journal-title":"Concurrent Comparative Built-In Testing of Digital Circuits"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1155\/1993\/34963"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2009.26"},{"key":"ref7","first-page":"1","article-title":"A concurrent BIST architecture based on monitoring square windows","author":"voyiatzis","year":"0","journal-title":"Proc 5th Int Conf DTIS"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2004.842091"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.1985.294856"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.1025"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/6841655\/06589193.pdf?arnumber=6589193","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:17:31Z","timestamp":1641986251000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6589193\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,7]]},"references-count":14,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2013.2278439","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,7]]}}}