{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,5]],"date-time":"2022-04-05T02:32:15Z","timestamp":1649125935048},"reference-count":21,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2014,8,1]],"date-time":"2014-08-01T00:00:00Z","timestamp":1406851200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2014,8]]},"DOI":"10.1109\/tvlsi.2013.2278549","type":"journal-article","created":{"date-parts":[[2013,9,11]],"date-time":"2013-09-11T08:32:25Z","timestamp":1378888345000},"page":"1705-1715","source":"Crossref","is-referenced-by-count":5,"title":["Energy\/Lifetime Cooptimization by Cache Partitioning With Graceful Performance Degradation"],"prefix":"10.1109","volume":"22","author":[{"given":"Haroon","family":"Mahmood","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mirko","family":"Loghi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Massimo","family":"Poncino","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Enrico","family":"Macii","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"493","article-title":"An analytical model for negative bias temperature instability","author":"kumar","year":"2006","journal-title":"Proc ACM\/IEEE Int Conf CAD"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.73"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ASQED.2010.5548256"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.30"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2010.15"},{"key":"ref15","first-page":"1","article-title":"NBTI-resilient memory cells with NAND gates for highly-ported structures","author":"abella","year":"2007","journal-title":"Workshop on Dependable and Secure Nanocomputing"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.896317"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1785481.1785504"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1594233.1594264"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2185303"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763152"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457137"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.225"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/92.994985"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"90","DOI":"10.1109\/LPE.2000.155259","article-title":"gated-v\/sub dd\/: a circuit technique to reduce leakage in deep-submicron cache memories","author":"powell","year":"2000","journal-title":"ISLPED 00 the 2000 International Symposium on Low Power Electronics and Design (Cat No 00TH8514) LPE-00"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.43"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1840845.1840916"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2008.07.039"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"148","DOI":"10.1145\/545214.545232","article-title":"Drowsy caches: Simple techniques for reducing leakage power","author":"flautner","year":"2002","journal-title":"Proc 16th Annu Int Symp Computer Archit"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837486"},{"key":"ref21","first-page":"3","article-title":"MiBench: A free, commercially representative embedded benchmark suite","author":"guthaus","year":"2001","journal-title":"Proc IEEE 4th Annu Workshop Workload Characterization"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/6862109\/06595167.pdf?arnumber=6595167","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:32:34Z","timestamp":1642005154000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6595167\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,8]]},"references-count":21,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2013.2278549","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,8]]}}}