{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,29]],"date-time":"2026-03-29T16:30:43Z","timestamp":1774801843962,"version":"3.50.1"},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2014,9,1]],"date-time":"2014-09-01T00:00:00Z","timestamp":1409529600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"NSF","award":["CCF-0903427"],"award-info":[{"award-number":["CCF-0903427"]}]},{"name":"SRC","award":["2009-TJ-1990"],"award-info":[{"award-number":["2009-TJ-1990"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2014,9]]},"DOI":"10.1109\/tvlsi.2013.2280139","type":"journal-article","created":{"date-parts":[[2013,9,25]],"date-time":"2013-09-25T18:25:30Z","timestamp":1380133530000},"page":"1954-1967","source":"Crossref","is-referenced-by-count":20,"title":["Distributed On-Chip Switched-Capacitor DC\u2013DC Converters Supporting DVFS in Multicore Systems"],"prefix":"10.1109","volume":"22","author":[{"given":"Pingqiang","family":"Zhou","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ayan","family":"Paul","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chris H.","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sachin S.","family":"Sapatnekar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2159054"},{"key":"ref11","author":"ramadass","year":"2009","journal-title":"Energy processing circuits for low-power applications"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/PESC.2007.4342378"},{"key":"ref13","first-page":"210","article-title":"A 32 nm fully-integrated reconfigurable switched-capacitor DC-DC converter delivering 0.55 ${\\rm W}\/{\\rm mm}^{2}$ at 81% efficiency","author":"le","year":"2010","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref14","first-page":"55","article-title":"A fully-integrated switched-capacitor 2:1 voltage converter with regulation capability and 90% efficiency at 2.3 ${\\rm A}\/{\\rm mm}^{2}$","author":"chang","year":"2010","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2003.1198680"},{"key":"ref16","year":"2001","journal-title":"SPEC OMP2001"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"92","DOI":"10.1145\/1105734.1105747","article-title":"Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset","volume":"33","author":"martin","year":"2005","journal-title":"ACM SIGARCH Comput Archit News"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837483"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2000.855294"},{"key":"ref4","first-page":"48","article-title":"3.6 GHz 16-core SPARC SoC processor in 28 nm","author":"hart","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2080491"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.822773"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1998582.1998590"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2185354"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.902615"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2005.379"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429433"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"746","DOI":"10.1145\/1278480.1278667","article-title":"thousand core chipsa technology perspective","author":"borkar","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref20","first-page":"1","article-title":"Mixed-integer nonlinear programming","volume":"14","author":"bussieck","year":"2003","journal-title":"SIAG\/OPT Newsletter Views & News"},{"key":"ref22","first-page":"88","article-title":"TILE64—Processor: A 64-core SoC with mesh interconnect","author":"bell","year":"2008","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref21","year":"2011","journal-title":"IBM ILOG CPLEX Optimization Studio v 12"},{"key":"ref24","year":"2011","journal-title":"ARM Cortex Processors"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.910957"},{"key":"ref26","year":"2008","journal-title":"Device Group at Arizona State University"},{"key":"ref25","year":"2011","journal-title":"Big LITTLE Processing"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/6881768\/06609141.pdf?arnumber=6609141","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:24:11Z","timestamp":1642004651000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6609141\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,9]]},"references-count":26,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2013.2280139","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,9]]}}}