{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,25]],"date-time":"2026-02-25T23:54:45Z","timestamp":1772063685959,"version":"3.50.1"},"reference-count":14,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2014,9,1]],"date-time":"2014-09-01T00:00:00Z","timestamp":1409529600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2014,9]]},"DOI":"10.1109\/tvlsi.2013.2280289","type":"journal-article","created":{"date-parts":[[2013,9,16]],"date-time":"2013-09-16T18:03:05Z","timestamp":1379354585000},"page":"2030-2033","source":"Crossref","is-referenced-by-count":10,"title":["Constructions of Memoryless Crosstalk Avoidance Codes Via <inline-formula> <tex-math notation=\"TeX\">${\\cal C}$ <\/tex-math><\/inline-formula>-Transform"],"prefix":"10.1109","volume":"22","author":[{"given":"Cheng-Shang","family":"Chang","sequence":"first","affiliation":[]},{"given":"Jay","family":"Cheng","sequence":"additional","affiliation":[]},{"given":"Tien-Ke","family":"Huang","sequence":"additional","affiliation":[]},{"given":"Duan-Shin","family":"Lee","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2162010"},{"key":"ref11","year":"0"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884418"},{"key":"ref13","first-page":"209","article-title":"Limited-weight codes for low power I\/O","author":"stan","year":"1994","journal-title":"Proc Int Workshop Low Power Design"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/INFCOM.2010.5462140"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2004.1261003"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2001.968598"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2005313"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391717"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.2006.881712"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2004.1260962"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2038389"},{"key":"ref1","author":"sotiriadis","year":"2002","journal-title":"Interconnect modeling and optimization in deep submicron technologies"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/INFOCOM.2008.116"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/6881768\/06600995.pdf?arnumber=6600995","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:24:11Z","timestamp":1642004651000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6600995\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,9]]},"references-count":14,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2013.2280289","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,9]]}}}