{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,14]],"date-time":"2026-03-14T23:59:33Z","timestamp":1773532773333,"version":"3.50.1"},"reference-count":42,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2014,10,1]],"date-time":"2014-10-01T00:00:00Z","timestamp":1412121600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2014,10]]},"DOI":"10.1109\/tvlsi.2013.2282316","type":"journal-article","created":{"date-parts":[[2013,11,19]],"date-time":"2013-11-19T18:49:42Z","timestamp":1384886982000},"page":"2041-2053","source":"Crossref","is-referenced-by-count":52,"title":["A Compact Transregional Model for Digital CMOS Circuits Operating Near Threshold"],"prefix":"10.1109","volume":"22","author":[{"given":"Sean","family":"Keller","sequence":"first","affiliation":[]},{"given":"David Money","family":"Harris","sequence":"additional","affiliation":[]},{"given":"Alain J.","family":"Martin","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1016\/S0038-1101(03)00242-9"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1016\/S0038-1101(00)00132-5"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/26.477480"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ICC.1994.368899"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2009.2017645"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDERC.2010.5618458"},{"key":"ref37","first-page":"1","article-title":"Transitioning from BSIM4 to BSIM6","author":"chauhan","year":"2012","journal-title":"Proc MOS-AK Workshop"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/22.981286"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1016\/S0167-9317(99)00327-5"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/5.16328"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/4.52187"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2005.195479"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/4.792617"},{"key":"ref12","author":"tsividis","year":"2011","journal-title":"Operation and Modeling of the MOS Transistor"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1016\/0038-1101(66)90068-2"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1002\/0470855460"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2007.4405785"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/BF01239381"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1016\/S0038-1101(00)00023-X"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1016\/S0038-1101(02)00336-2"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/258726.258783"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/775919.775922"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2035453"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.159744"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.852162"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICM.2010.5696207"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2005.193825"},{"key":"ref5","first-page":"1","article-title":"Reliable minimum energy CMOS circuit design","author":"keller","year":"2011","journal-title":"Proc 2nd Eur Workshop CMOS Variabil"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2035451"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2034764"},{"key":"ref2","first-page":"868","article-title":"Theoretical and practical limits of dynamic voltage scaling","author":"bo zhai","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1987.1052773"},{"key":"ref1","author":"weste","year":"2010","journal-title":"CMOS VLSI Design"},{"key":"ref20","author":"veberic","year":"2010","journal-title":"Having fun with Lambert W(x) function"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.859588"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/T-ED.1979.19449"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/368434.368755"},{"key":"ref24","author":"rabaey","year":"2003","journal-title":"Digital Integrated Circuits"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2011.5937753"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2002.1175793"},{"key":"ref26","year":"2011","journal-title":"International Technology Roadmap for Semiconductors"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2002.808156"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/6908070\/06651857.pdf?arnumber=6651857","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:24:13Z","timestamp":1642004653000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6651857\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,10]]},"references-count":42,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2013.2282316","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,10]]}}}