{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:21:11Z","timestamp":1740133271709,"version":"3.37.3"},"reference-count":19,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2014,10,1]],"date-time":"2014-10-01T00:00:00Z","timestamp":1412121600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100004837","name":"Ministerio de Ciencia e Innovaci\u00f3n","doi-asserted-by":"publisher","award":["TIN2012-34557"],"award-info":[{"award-number":["TIN2012-34557"]}],"id":[{"id":"10.13039\/501100004837","id-type":"DOI","asserted-by":"publisher"}]},{"name":"HiPEAC"},{"name":"Universitat Politecnica de Catalunya","award":["FPI-UPC"],"award-info":[{"award-number":["FPI-UPC"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2014,10]]},"DOI":"10.1109\/tvlsi.2013.2282498","type":"journal-article","created":{"date-parts":[[2013,10,2]],"date-time":"2013-10-02T18:09:50Z","timestamp":1380737390000},"page":"2211-2215","source":"Crossref","is-referenced-by-count":1,"title":["Analyzing the Efficiency of L1 Caches for Reliable Hybrid-Voltage Operation Using EDC Codes"],"prefix":"10.1109","volume":"22","author":[{"given":"Bojan","family":"Maric","sequence":"first","affiliation":[]},{"given":"Jaume","family":"Abella","sequence":"additional","affiliation":[]},{"given":"Mateo","family":"Valero","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2016604.2016619"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2206781.2206840"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.193"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2007.4342741"},{"journal-title":"CACTI 6 0 A Tool to Understand Large Caches","year":"2009","author":"muralimanohar","key":"ref14"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"90","DOI":"10.1109\/LPE.2000.155259","article-title":"gated-v\/sub dd\/: a circuit technique to reduce leakage in deep-submicron cache memories","author":"powell","year":"2000","journal-title":"ISLPED 00 the 2000 International Symposium on Low Power Electronics and Design (Cat No 00TH8514) LPE-00"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2011.2135550"},{"key":"ref17","first-page":"307","article-title":"Lessons from a sensor network expedition","author":"szewczyk","year":"2004","journal-title":"Proc Eur Workshop Sensor Netw"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1347375.1347389"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.884077"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1147\/rd.282.0124"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.873215"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008186323068"},{"key":"ref5","first-page":"660","article-title":"Yield-driven near-threshold SRAM design","author":"chen","year":"2007","journal-title":"Proc IEEE\/ACM ICCAD"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.897148"},{"key":"ref7","first-page":"66","article-title":"A 280 mV-to-1.2 V wide-operating-range IA-32 processor in 32 nm CMOS","author":"jain","year":"2012","journal-title":"Proc IEEE ISSCC"},{"key":"ref2","first-page":"83","article-title":"Wattch: a framework for architectural-level power analysis and optimizations","author":"brooks","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"journal-title":"The MPsim simulation tool","year":"2009","author":"acosta","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645830"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/6908070\/06617723.pdf?arnumber=6617723","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:24:13Z","timestamp":1642004653000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6617723\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,10]]},"references-count":19,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2013.2282498","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2014,10]]}}}