{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,30]],"date-time":"2026-04-30T03:31:20Z","timestamp":1777519880390,"version":"3.51.4"},"reference-count":15,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2014,10,1]],"date-time":"2014-10-01T00:00:00Z","timestamp":1412121600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/100004351","name":"Cisco Systems","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100004351","id-type":"DOI","asserted-by":"publisher"}]},{"name":"JPL"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2014,10]]},"DOI":"10.1109\/tvlsi.2013.2282819","type":"journal-article","created":{"date-parts":[[2013,10,11]],"date-time":"2013-10-11T18:03:35Z","timestamp":1381514615000},"page":"2226-2229","source":"Crossref","is-referenced-by-count":9,"title":["IPF: In-Place X-Filling Algorithm for the Reliability of Modern FPGAs"],"prefix":"10.1109","volume":"22","author":[{"given":"Zhe","family":"Feng","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Naifeng","family":"Jing","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lei","family":"He","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"702","article-title":"Simultaneous test pattern compaction, ordering and X-filling for testing power reduction","author":"lee","year":"2009","journal-title":"Proc Int Symp Qual Electron Design"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2068716.2068718"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.860955"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5456947"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2011.95"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2011.57"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5654113"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2004.834955"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837401"},{"key":"ref5","first-page":"706","article-title":"Robust FPGA resynthesis based on fault-tolerant Boolean matching","author":"hu","year":"2008","journal-title":"Proc IEEE\/ACM Int Conf Comput -Aided Design"},{"key":"ref8","author":"yang","year":"1991","journal-title":"Logic Synthesis and Optimization Benchmarks Version 3 0"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837391"},{"key":"ref2","year":"2012","journal-title":"Radiation-hardened space-grade virtex-5qv device overview"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/RAMS.2010.5448078"},{"key":"ref9","author":"mishchenko","year":"2011","journal-title":"ABC A System for Sequential Synthesis and Verification"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/6908070\/06630116.pdf?arnumber=6630116","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:24:13Z","timestamp":1642004653000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6630116\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,10]]},"references-count":15,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2013.2282819","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,10]]}}}