{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:05:44Z","timestamp":1759147544096},"reference-count":21,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2014,10,1]],"date-time":"2014-10-01T00:00:00Z","timestamp":1412121600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2014,10]]},"DOI":"10.1109\/tvlsi.2013.2282834","type":"journal-article","created":{"date-parts":[[2013,10,22]],"date-time":"2013-10-22T18:02:43Z","timestamp":1382464963000},"page":"2233-2237","source":"Crossref","is-referenced-by-count":5,"title":["High-Speed Dynamic Asynchronous Pipeline: Self-Precharging Style"],"prefix":"10.1109","volume":"22","author":[{"given":"C. K.","family":"Midhun","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jephy","family":"Joy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R. K.","family":"Kavitha","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2012.28"},{"key":"ref11","year":"0","journal-title":"Intel Ethernet Switch Silicon"},{"key":"ref12","year":"2013","journal-title":"Products-Achronix"},{"key":"ref13","author":"peeters","year":"1996","journal-title":"Single-Rail Handshake Circuits"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.902206"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/5.740017"},{"key":"ref16","author":"williams","year":"1991","journal-title":"Self-timed rings and their application to division"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/4.98986"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.902206"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2001.914068"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/5.362752"},{"key":"ref3","year":"2013","journal-title":"International Technology Roadmap for Semiconductors"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.898732"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2011.71"},{"key":"ref8","year":"2013","journal-title":"Products-Tiempo"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/63526.63532"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2037327"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2213280"},{"key":"ref9","year":"2013","journal-title":"OCT2200 Series"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2000.839786"},{"key":"ref21","author":"sutherland","year":"1999","journal-title":"Logical Effort Designing Fast CMOS Circuits"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/6908070\/06644278.pdf?arnumber=6644278","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:24:13Z","timestamp":1642004653000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6644278\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,10]]},"references-count":21,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2013.2282834","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,10]]}}}