{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,3,13]],"date-time":"2024-03-13T20:31:09Z","timestamp":1710361869748},"reference-count":27,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2014,10,1]],"date-time":"2014-10-01T00:00:00Z","timestamp":1412121600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"EPSRC INTelligent Energy awaRe NETworks (INTERNET) Project"},{"name":"EPSRC Career Acceleration Research Fellowship award"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2014,10]]},"DOI":"10.1109\/tvlsi.2013.2283300","type":"journal-article","created":{"date-parts":[[2014,9,23]],"date-time":"2014-09-23T19:08:58Z","timestamp":1411499338000},"page":"2081-2092","source":"Crossref","is-referenced-by-count":10,"title":["Power Optimized Transceivers for Future Switched Networks"],"prefix":"10.1109","volume":"22","author":[{"given":"Yury","family":"Audzevich","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Philip M.","family":"Watts","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andrew","family":"West","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alan","family":"Mujumdar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Simon W.","family":"Moore","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andrew W.","family":"Moore","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2080491"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1364\/OFC.2011.PDPA1"},{"key":"ref12","year":"2013","journal-title":"CONTEST—Configurable Transceiver Energy Usage Toolkit"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1147\/rd.275.0440"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/IEEESTD.2002.94131"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.853609"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.920330"},{"key":"ref17","first-page":"46","article-title":"A 20 Gb\/s burst-mode CDR circuit using injection-locking technique","author":"lee","year":"2007","journal-title":"Proc IEEE ISSCC Dig Tech Papers"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds:20080111"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908692"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2007.443"},{"key":"ref27","author":"gray","year":"2001","journal-title":"Analysis and Design of Analog Integrated Circuits"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSTQE.2003.812506"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/LEOS.2006.279227"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/966763.966764"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2018536.2018540"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/LCN.2010.5735719"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/5.867687"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2012.17"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSTQE.2010.2051217"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2006.264841"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/4.910495"},{"key":"ref21","doi-asserted-by":"crossref","first-page":"102","DOI":"10.1109\/LPE.2000.155261","article-title":"mos current mode logic for low power, low noise cordic computation in mixed-signal environments","author":"musicer","year":"2000","journal-title":"ISLPED 00 the 2000 International Symposium on Low Power Electronics and Design (Cat No 00TH8514) LPE-00"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1002\/0471726400"},{"key":"ref23","first-page":"1181","article-title":"An MOS current mode logic (MCML) circuit for low-power sub-GHz processors","volume":"75","author":"yamashina","year":"1992","journal-title":"IEICE Trans Electron"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2008.4484779"},{"key":"ref25","author":"palumbo","year":"2005","journal-title":"Model and Design of Bipolar and MOS Current-Mode Logic"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/6908070\/06632982.pdf?arnumber=6632982","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:24:13Z","timestamp":1642004653000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6632982"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,10]]},"references-count":27,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2013.2283300","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,10]]}}}