{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,19]],"date-time":"2026-01-19T00:05:56Z","timestamp":1768781156749,"version":"3.49.0"},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2014,10,1]],"date-time":"2014-10-01T00:00:00Z","timestamp":1412121600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Ministerio de Econom\u00eda y Competitividad del Gobierno de Espa\u00f1a funded through ERDF","award":["TEC2010-18937"],"award-info":[{"award-number":["TEC2010-18937"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2014,10]]},"DOI":"10.1109\/tvlsi.2013.2283306","type":"journal-article","created":{"date-parts":[[2014,2,4]],"date-time":"2014-02-04T19:03:13Z","timestamp":1391540593000},"page":"2238-2242","source":"Crossref","is-referenced-by-count":5,"title":["Experimental Validation of a Two-Phase Clock Scheme for Fine-Grained Pipelined Circuits Based on Monostable to Bistable Logic Elements"],"prefix":"10.1109","volume":"22","author":[{"given":"Juan","family":"Nunez","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Maria J.","family":"Avedillo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jose M.","family":"Quintana","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2011.2167489"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2011.2157518"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/4.924855"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2006.379618"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1049\/el.2009.1651"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.833668"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-009-9327-5"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/55.244735"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2004.823800"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2005.862280"},{"key":"ref4","first-page":"165","article-title":"Fast14 technology: Design technology for the automation of multi-gigahertz digital logic","author":"horne","year":"2004","journal-title":"Proc Int Conf Integr Circuit Design Technol"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511541162"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2010.2068272"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/5.663544"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2009.2013462"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/NANO.2003.1231816"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.641690"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2010.2053555"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1984.1052129"},{"key":"ref20","doi-asserted-by":"crossref","first-page":"104","DOI":"10.1049\/ip-cdt:19941000","article-title":"ultrafast pipelined arithmetic using quantum electronic devices","volume":"141","author":"mohan","year":"1994","journal-title":"Computers and Digital Techniques IEE Proceedings-"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1049\/el.2011.0186"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1049\/el:20062393"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2007.892212"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1049\/el.2011.3295"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2010.5716593"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2006.171"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/6908070\/06731593.pdf?arnumber=6731593","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:51:28Z","timestamp":1642006288000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6731593"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,10]]},"references-count":26,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2013.2283306","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,10]]}}}