{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,8]],"date-time":"2026-09-08T12:41:42Z","timestamp":1788871302419,"version":"build-2803163510"},"reference-count":10,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2014,10,1]],"date-time":"2014-10-01T00:00:00Z","timestamp":1412121600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"NRF","award":["2008-0062617"],"award-info":[{"award-number":["2008-0062617"]}]},{"name":"NRF","award":["2011-0010685"],"award-info":[{"award-number":["2011-0010685"]}]},{"name":"Basic Science Research Program","award":["2010-0020163"],"award-info":[{"award-number":["2010-0020163"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2014,10]]},"DOI":"10.1109\/tvlsi.2013.2283853","type":"journal-article","created":{"date-parts":[[2013,10,23]],"date-time":"2013-10-23T14:10:15Z","timestamp":1382537415000},"page":"2093-2102","source":"Crossref","is-referenced-by-count":6,"title":["Half-Rate Clock-Embedded Source Synchronous Transceivers in 130-nm CMOS"],"prefix":"10.1109","volume":"22","author":[{"given":"Kyongsu","family":"Lee","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jae-Yoon","family":"Sim","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.822774"},{"key":"ref3","author":"hall","year":"2009","journal-title":"High-Speed Digital Designs"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/BSC.2008.4563263"},{"key":"ref6","author":"haykin","year":"2001","journal-title":"Communication Systems"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.880629"},{"key":"ref8","author":"razavi","year":"2003","journal-title":"Design of Integrated Circuits for Optical Communications"},{"key":"ref7","author":"couch","year":"2007","journal-title":"Digital and Analog Communication Systems"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2047439"},{"key":"ref9","author":"razavi","year":"2001","journal-title":"Design of Analog CMOS Integrated Circuits"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2108120"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/6908070\/06645449.pdf?arnumber=6645449","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:24:13Z","timestamp":1641986653000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6645449"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,10]]},"references-count":10,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2013.2283853","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,10]]}}}