{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T11:01:08Z","timestamp":1648810868565},"reference-count":8,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2014,10,1]],"date-time":"2014-10-01T00:00:00Z","timestamp":1412121600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2014,10]]},"DOI":"10.1109\/tvlsi.2013.2284259","type":"journal-article","created":{"date-parts":[[2014,9,23]],"date-time":"2014-09-23T19:08:58Z","timestamp":1411499338000},"page":"2206-2210","source":"Crossref","is-referenced-by-count":0,"title":["L1\u2013L2 Interconnect Design Methodology and Arbitration in 3-D IC Multicore Compute Clusters"],"prefix":"10.1109","volume":"22","author":[{"given":"Alexei","family":"Jolondz","sequence":"first","affiliation":[]},{"given":"Shlomo","family":"Weiss","sequence":"additional","affiliation":[]},{"given":"Amit","family":"Golander","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.82"},{"key":"ref3","author":"bienia","year":"2011","journal-title":"Benchmarking Modern Multiprocessors"},{"key":"ref6","author":"gebhart","year":"2009","journal-title":"Running parsec 2 1 on m5"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2008.5388561"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269047"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2073832"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2001.935512"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228495"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/6908070\/06632925.pdf?arnumber=6632925","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:24:13Z","timestamp":1642004653000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6632925"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,10]]},"references-count":8,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2013.2284259","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,10]]}}}