{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,24]],"date-time":"2025-10-24T16:38:27Z","timestamp":1761323907243},"reference-count":10,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2014,10,1]],"date-time":"2014-10-01T00:00:00Z","timestamp":1412121600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2014,10]]},"DOI":"10.1109\/tvlsi.2013.2284563","type":"journal-article","created":{"date-parts":[[2013,10,22]],"date-time":"2013-10-22T18:02:43Z","timestamp":1382464963000},"page":"2229-2233","source":"Crossref","is-referenced-by-count":5,"title":["A Fair and Maximal Allocator for Single-Cycle On-Chip Homogeneous Resource Allocation"],"prefix":"10.1109","volume":"22","author":[{"given":"Shaoteng","family":"Liu","sequence":"first","affiliation":[]},{"given":"Axel","family":"Jantsch","sequence":"additional","affiliation":[]},{"given":"Zhonghai","family":"Lu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2002.807518"},{"key":"ref3","first-page":"398","article-title":"Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45 nm SOI","author":"park","year":"2012","journal-title":"Proc 49th Annu DAC"},{"key":"ref10","first-page":"1289","article-title":"Parallel probing: Dynamic and constant time setup procedure in circuit switching NoC","author":"liu","year":"2012","journal-title":"Proc IEEE DATE"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/71.205650"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/HPSR.2007.4281223"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2011.5938113"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICC.1999.765457"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1654059.1654112"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1991.139888"},{"key":"ref1","first-page":"351","author":"dally","year":"2003","journal-title":"Principles and Practices of Interconnection Networks"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/6908070\/06644256.pdf?arnumber=6644256","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:24:13Z","timestamp":1642004653000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6644256"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,10]]},"references-count":10,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2013.2284563","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,10]]}}}