{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,1]],"date-time":"2026-05-01T17:07:47Z","timestamp":1777655267054,"version":"3.51.4"},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2014,10,1]],"date-time":"2014-10-01T00:00:00Z","timestamp":1412121600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"System Semiconductor Technology Development Program funded by the Ministry of Knowledge Economy, Koread","award":["10041082"],"award-info":[{"award-number":["10041082"]}]},{"DOI":"10.13039\/501100003836","name":"IDEC","doi-asserted-by":"crossref","id":[{"id":"10.13039\/501100003836","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2014,10]]},"DOI":"10.1109\/tvlsi.2013.2288420","type":"journal-article","created":{"date-parts":[[2014,1,31]],"date-time":"2014-01-31T17:51:40Z","timestamp":1391190700000},"page":"2156-2163","source":"Crossref","is-referenced-by-count":12,"title":["An 11.2-Gb\/s LVDS Receiver With a Wide Input Range Comparator"],"prefix":"10.1109","volume":"22","author":[{"given":"Kyeong-Min","family":"Kim","sequence":"first","affiliation":[]},{"given":"Sewook","family":"Hwang","sequence":"additional","affiliation":[]},{"given":"Junyoung","family":"Song","sequence":"additional","affiliation":[]},{"given":"Chulwoo","family":"Kim","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"287","article-title":"A novel 1.2 Gbps LVDS receiver for multi-channel applications","author":"lin","year":"2009","journal-title":"Proc 12th Intl Symp on Integrated Circuits"},{"key":"ref3","first-page":"5155","article-title":"Design on LVDS receiver with new delay-selecting technique for UXGA flat panel display applications","author":"ker","year":"2006","journal-title":"Proc IEEE ISCAS"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2010788"},{"key":"ref6","author":"granberg","year":"2004","journal-title":"Handbook of Digital Techniques for high-Speed Design"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.840955"},{"key":"ref5","author":"baker","year":"2008","journal-title":"CMOS Circuit Design Layout and Simulation"},{"key":"ref12","author":"razavi","year":"2001","journal-title":"Design of Analog CMOS Integrated Circuit"},{"key":"ref8","year":"2004","journal-title":"SMIA 1 0 Part2 CCP2 Specification"},{"key":"ref7","author":"shu","year":"2005","journal-title":"Cmos Pll Synthesizer"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.913751"},{"key":"ref9","first-page":"145","article-title":"A power-efficient LVDS driver circuit in 0.18- $\\mu{\\rm m}$ CMOS technology","author":"tajalli","year":"2007","journal-title":"Proc IEEE Res Microelectron Electron Conf"},{"key":"ref1","year":"1996"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/6908070\/06678795.pdf?arnumber=6678795","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:24:13Z","timestamp":1642004653000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6678795"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,10]]},"references-count":12,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2013.2288420","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,10]]}}}