{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,15]],"date-time":"2026-07-15T07:15:45Z","timestamp":1784099745230,"version":"3.55.0"},"reference-count":10,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2014,11,1]],"date-time":"2014-11-01T00:00:00Z","timestamp":1414800000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2014,11]]},"DOI":"10.1109\/tvlsi.2013.2288934","type":"journal-article","created":{"date-parts":[[2013,11,19]],"date-time":"2013-11-19T18:53:11Z","timestamp":1384887191000},"page":"2350-2356","source":"Crossref","is-referenced-by-count":3,"title":["Write Assist Circuit to Cater Reliability and Floating Bit Line Problem of Negative Bit Line Assist Technique for Single or Multiport Static Random Access Memory"],"prefix":"10.1109","volume":"22","author":[{"given":"Kedar Janardan","family":"Dhori","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Vinay","family":"Kumar","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Harsh","family":"Rawat","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2010.5560339"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.869786"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1999.808550"},{"key":"ref6","first-page":"211","article-title":"A 45 nm dual-port SRAM with write and read capability enhancement at low voltage","author":"wang","year":"2007","journal-title":"Proc IEEE Int SOC Conf"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2012.2228398"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IRWS.1999.830566"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2006.251276"},{"key":"ref2","first-page":"348","article-title":"A configurable SRAM with constant-negative-level write buffer for low voltage operation with 0.149 $\\mu{\\rm m}^{2}$ cell in 32 nm high-k metal gate CMOS","author":"fujimura","year":"2010","journal-title":"Proc IEEE ISSCC"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560101"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2008.4586011"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/6932540\/06663689.pdf?arnumber=6663689","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:24:28Z","timestamp":1642004668000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6663689"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,11]]},"references-count":10,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2013.2288934","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,11]]}}}