{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,25]],"date-time":"2025-09-25T18:05:42Z","timestamp":1758823542707},"reference-count":41,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2014,11,1]],"date-time":"2014-11-01T00:00:00Z","timestamp":1414800000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2014,11]]},"DOI":"10.1109\/tvlsi.2013.2290293","type":"journal-article","created":{"date-parts":[[2014,1,31]],"date-time":"2014-01-31T17:51:40Z","timestamp":1391190700000},"page":"2278-2286","source":"Crossref","is-referenced-by-count":20,"title":["Design of Reversible Synchronous Sequential Circuits Using Pseudo Reed-Muller Expressions"],"prefix":"10.1109","volume":"22","author":[{"given":"Mozammel H A","family":"Khan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-3154-8_13"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.2011.54"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2011.6081399"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TENCON.2009.5395805"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ICM.2006.373267"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.2011.25"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevA.53.2855"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevA.52.3457"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/IDT.2010.5724427"},{"key":"ref34","first-page":"202","article-title":"Improved implementation of a Reed-Muller spectra based reversible synthesis algorithm","author":"jing","year":"2007","journal-title":"Proc IEEE Pac Rim Conf Commun Comput Signal Process"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-008-5078-y"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1016\/S0020-0190(97)00068-9"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1006\/spmi.1997.0562"},{"key":"ref12","author":"nielsen","year":"2000","journal-title":"Quantum Computation and Quantum Information"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.811448"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.836735"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.831576"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2006.870319"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.855930"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.871622"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1216396.1216399"},{"key":"ref28","first-page":"14:1","article-title":"Design of reversible sequential circuits optimizing quantum cost, delay and garbage outputs","volume":"6","author":"thapliyal","year":"2008","journal-title":"ACM J Emerg Technol Comput Syst"},{"key":"ref4","first-page":"207","article-title":"Power consumption in reversible logic addressed by a ramp voltage","volume":"lncs 3728","author":"vos","year":"2005","journal-title":"Proc Int Workshop Power Timing Modeling Optim Simul"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/1324177.1324181"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1147\/rd.176.0525"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2009.2018250"},{"key":"ref29","first-page":"63","article-title":"Design of a nanometric reversible 4-bit binary counter with parallel load","volume":"5","author":"haghparast","year":"2011","journal-title":"Austral J Basic Appl Sci"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2011.2104352"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1016\/j.optlastec.2009.06.017"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1364\/OL.34.002766"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2003.818324"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-007-5042-2"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.441.0261"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.911334"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2009.2022103"},{"key":"ref21","doi-asserted-by":"crossref","first-page":"703","DOI":"10.1109\/TCAD.2009.2017215","article-title":"Exact multiple control Toffoli network synthesis with SAT techniques","volume":"28","author":"gro\u00dfe","year":"2009","journal-title":"IEEE Trans Comput -Aided Design Integr Circuits Syst"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2006.1692817"},{"key":"ref41","doi-asserted-by":"crossref","first-page":"235","DOI":"10.1080\/002072197135553","article-title":"Mapping of fixed polarity Reed-Muller coefficients from minterms and the minimization of fixed polarity Reed-Muller expressions","volume":"83","author":"khan","year":"1997","journal-title":"Int J Electron"},{"key":"ref23","doi-asserted-by":"crossref","DOI":"10.21236\/ADA082021","author":"toffoli","year":"1980","journal-title":"Reversible computing"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.378815"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2006.382092"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/6932540\/06674067.pdf?arnumber=6674067","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:24:28Z","timestamp":1642004668000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6674067"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,11]]},"references-count":41,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2013.2290293","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,11]]}}}