{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,6,7]],"date-time":"2024-06-07T22:39:30Z","timestamp":1717799970278},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2014,11,1]],"date-time":"2014-11-01T00:00:00Z","timestamp":1414800000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2014,11]]},"DOI":"10.1109\/tvlsi.2013.2290305","type":"journal-article","created":{"date-parts":[[2014,1,31]],"date-time":"2014-01-31T17:51:40Z","timestamp":1391190700000},"page":"2307-2315","source":"Crossref","is-referenced-by-count":13,"title":["Adaptive Floating-Gate Circuit Enabled Large-Scale FPAA"],"prefix":"10.1109","volume":"22","author":[{"given":"Stephen","family":"Brink","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jennifer","family":"Hasler","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Richard","family":"Wunderlich","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"1557","article-title":"Above threshold pFET injection modeling intended for programming floating-gate systems","author":"hasler","year":"2007","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.378304"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/82.913189"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/82.913187"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2005.846663"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.905642"},{"key":"ref16","author":"lazzaro","year":"1989","journal-title":"Winner-Take-All Networks of O(n) Complexity"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.925351"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2211049"},{"key":"ref19","author":"sivilotti","year":"1991","journal-title":"Wiring Considerations in Analog VLSI Systems with Application to Field-programmable Networks (VLSI)"},{"key":"ref28","first-page":"1155","article-title":"Field-programmable learning arrays","author":"bridges","year":"2003","journal-title":"Advances in neural information processing systems"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2194847"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.858618"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2056832"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.378248"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2009.5118220"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2042626"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2011.2109000"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1995.523729"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.895521"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ARVLSI.1999.756050"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1991.689120"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1998.694980"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1995.535521"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/4.982418"},{"key":"ref23","year":"1999","journal-title":"Totally re-configurable analog circuit-TRAC"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2005.853401"},{"key":"ref25","first-page":"424","article-title":"Field-programmable analog arrays: A floating-gate approach","author":"hall","year":"2002","journal-title":"Proc Int Conf Field Program Logic and Appl"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/6932540\/06705658.pdf?arnumber=6705658","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:24:27Z","timestamp":1642004667000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6705658"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,11]]},"references-count":28,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2013.2290305","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,11]]}}}