{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,29]],"date-time":"2025-10-29T03:35:46Z","timestamp":1761708946450,"version":"3.37.3"},"reference-count":39,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2014,11,1]],"date-time":"2014-11-01T00:00:00Z","timestamp":1414800000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/100008459","name":"University of Calgary","doi-asserted-by":"crossref","id":[{"id":"10.13039\/100008459","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/501100000038","name":"Natural Sciences and Engineering Research Council","doi-asserted-by":"crossref","id":[{"id":"10.13039\/501100000038","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/501100000146","name":"Alberta Innovates-Technology Futures","doi-asserted-by":"crossref","id":[{"id":"10.13039\/501100000146","id-type":"DOI","asserted-by":"crossref"}]},{"name":"NRC Dominion Radio Astrophysical Observatory"},{"DOI":"10.13039\/100008676","name":"CMC Microsystems","doi-asserted-by":"crossref","id":[{"id":"10.13039\/100008676","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2014,11]]},"DOI":"10.1109\/tvlsi.2013.2291563","type":"journal-article","created":{"date-parts":[[2014,1,31]],"date-time":"2014-01-31T17:51:40Z","timestamp":1391190700000},"page":"2316-2325","source":"Crossref","is-referenced-by-count":20,"title":["A 65-nm CMOS 10-GS\/s 4-bit Background-Calibrated Noninterleaved Flash ADC for Radio Astronomy"],"prefix":"10.1109","volume":"22","author":[{"given":"Yongsheng","family":"Xu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Leonid","family":"Belostotski","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"James W.","family":"Haslett","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Digital Integrated Circuit Design","year":"2000","author":"martin","key":"ref39"},{"key":"ref38","first-page":"420","article-title":"A 4 GS\/s 6 b flash ADC in 0.13 $\\mu{\\rm m}$ CMOS","author":"paulus","year":"2004","journal-title":"Proc Symp VLSI Circuits"},{"journal-title":"ADC Performance Survey 1997–2013","year":"2013","author":"murmann","key":"ref33"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/GAAS.1994.636970"},{"year":"2010","key":"ref31"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.917991"},{"key":"ref37","first-page":"20","article-title":"A 4 GS\/s 4 b flash ADC in 0.18 $\\mu{\\rm m}$ CMOS","author":"park","year":"2006","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref36","first-page":"16","article-title":"A 6-bit 5-GSample\/s Nyquist A\/D converter in 65 nm CMOS","author":"choi","year":"2008","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref35","first-page":"268","article-title":"A 7.5-GS\/s 3.8-ENOB 52-mW flash ADC with clock duty cycle control in 65 nm CMOS","author":"chung","year":"2009","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref34","first-page":"155","article-title":"A 5.5 GS\/s 28 mW 5-bit flash ADC with resonant clock distribution","author":"ma","year":"2011","journal-title":"Proc ESSCIRC"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/4.735531"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2015206"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2109511"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2010.5560315"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2021005"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2012.2210730"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/978-90-481-9716-3"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.884331"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2039375"},{"key":"ref19","first-page":"466","article-title":"A 14 b 2.5 GS\/s 8-way-interleaved pipelined ADC with background calibration and digital dynamic linearity correction","author":"setterberg","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref28","first-page":"98","article-title":"A 400 MSPS 8 b flash AD conversion LSI","author":"akazawa","year":"1987","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref4","first-page":"18","article-title":"A 24 GS\/s 6 b ADC in 90 nm CMOS","author":"schvan","year":"2008","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref27","first-page":"1","article-title":"A 50 mW 2.5 GS\/s 5-bit ADC in 0.13 $\\mu{\\rm m}$ CMOS with a novel background calibration scheme","author":"chen","year":"2010","journal-title":"Proc TECHCON"},{"key":"ref3","first-page":"436","article-title":"A 12.5 Gb\/s serdes in 65 nm CMOS using a baud-rate ADC with digital receiver equalization and clock recovery","author":"harwood","year":"2007","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1980.1051512"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1049\/el:19970861"},{"key":"ref5","first-page":"318","article-title":"A 20 GS\/s 8 b ADC with a 1 MB memory in 0.18 $\\mu{\\rm m}$ CMOS","volume":"1","author":"poulton","year":"2003","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/81.915383"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/19.106306"},{"key":"ref2","first-page":"410","article-title":"Design of an 8 Gsps, 65 nm CMOS wideband flash ADC","author":"mattos","year":"2011","journal-title":"Proc 18th IEEE ICECS"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.804327"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MWSYM.2002.1011661"},{"key":"ref20","first-page":"873","article-title":"A 10.6 mW\/0.8 pJ power-scalable 1 GS\/s 4 b ADC in 0.18\/spl $\\mu\/{\\rm m}$ CMOS with 5.8 GHz ERBW","author":"nuzzo","year":"2006","journal-title":"Proc IEEE\/ACM DAC"},{"key":"ref22","first-page":"314","article-title":"A double-tail latch-type voltage sense amplifier with 18 ps ${\\rm setup}+{\\rm hold}$ time","author":"schinkel","year":"2007","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2008.4708780"},{"key":"ref24","first-page":"566","article-title":"A 0.16 pJ\/conversion-step 2.5 mW 1.25 GS\/s 4b ADC in a 90 nm digital CMOS process","author":"van der plas","year":"2006","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.829399"},{"key":"ref26","first-page":"1","article-title":"A 6-bit 50-MS\/s threshold configuring SAR ADC in 90-nm digital CMOS","volume":"58","author":"nuzzo","year":"2011","journal-title":"IEEE Trans Circuits Syst I Fundam Theory Appl"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2012449"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/6932540\/06678633.pdf?arnumber=6678633","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:24:28Z","timestamp":1642004668000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6678633"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,11]]},"references-count":39,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2013.2291563","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2014,11]]}}}