{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:21:13Z","timestamp":1740133273585,"version":"3.37.3"},"reference-count":24,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2014,11,1]],"date-time":"2014-11-01T00:00:00Z","timestamp":1414800000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61176023","61234002"],"award-info":[{"award-number":["61176023","61234002"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Project of State Key Laboratory of ASIC and System","award":["11MS005"],"award-info":[{"award-number":["11MS005"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2014,11]]},"DOI":"10.1109\/tvlsi.2013.2294339","type":"journal-article","created":{"date-parts":[[2014,1,31]],"date-time":"2014-01-31T17:51:40Z","timestamp":1391190700000},"page":"2245-2255","source":"Crossref","is-referenced-by-count":1,"title":["An Efficient Implementation of Montgomery Multiplication on Multicore Platform With Optimized Algorithm, Task Partitioning, and Network Architecture"],"prefix":"10.1109","volume":"22","author":[{"given":"Renfeng","family":"Dou","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jun","family":"Han","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yifan","family":"Bo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhiyi","family":"Yu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaoyang","family":"Zeng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2228677"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.103"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.134"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2066586"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/40.502403"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.1995.465359"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2006.355045"},{"key":"ref17","first-page":"588","article-title":"Tile64—Processor: A 64-core SoC with mesh interconnect","author":"bell","year":"2008","journal-title":"Proc IEEE Solid States Circuits Conf ISSCC"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.910957"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2079450"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/12.277287"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.2307\/2007970"},{"key":"ref6","first-page":"379","article-title":"Fast Montgomery modular multiplication and RSA cryptographic processor architectures","volume":"1","author":"mclvor","year":"2004","journal-title":"Proc 37th Asilomar Conf Signals Syst Comput Conf Rec"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.1999.762831"},{"key":"ref8","first-page":"261","article-title":"Montgomery modular multiplication algorithm on multi-core systems","author":"fan","year":"2007","journal-title":"Proc IEEE Workshop Signal Process Syst"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2005.160"},{"journal-title":"FIPS 186-2 Digital Signature Standard (DSS)","year":"2009","author":"locke","key":"ref2"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/359340.359342"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.256"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2006.311316"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771805"},{"key":"ref21","first-page":"1","article-title":"Connection-oriented multicasting in wormhole-switched networks on chip","author":"lu","year":"2006","journal-title":"Proc IEEE Comput Soc Annu Symp Emerging VLSI Technol Archit"},{"key":"ref24","first-page":"64","article-title":"An 800 MHz 320 mW 16-core processor with message-passing and shared-memory inter-core communication mechanisms","author":"yu","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf Tech Dig"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2019758"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/6932540\/06689343.pdf?arnumber=6689343","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:24:28Z","timestamp":1642004668000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6689343"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,11]]},"references-count":24,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2013.2294339","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2014,11]]}}}