{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,29]],"date-time":"2022-03-29T22:02:39Z","timestamp":1648591359094},"reference-count":34,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2014,12,1]],"date-time":"2014-12-01T00:00:00Z","timestamp":1417392000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2014,12]]},"DOI":"10.1109\/tvlsi.2013.2295538","type":"journal-article","created":{"date-parts":[[2014,1,31]],"date-time":"2014-01-31T17:51:40Z","timestamp":1391190700000},"page":"2449-2461","source":"Crossref","is-referenced-by-count":1,"title":["A Variation-Aware Preferential Design Approach for Memory-Based Reconfigurable Computing"],"prefix":"10.1109","volume":"22","author":[{"given":"Somnath","family":"Paul","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Saibal","family":"Mukhopadhyay","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Swarup","family":"Bhunia","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","first-page":"659","article-title":"A 0.56-V 128 kb 10T SRAM using column line assist (CLA) scheme","author":"okumura","year":"2009","journal-title":"Proc ISQED"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2007.4342741"},{"key":"ref31","year":"2013","journal-title":"Free Physical Design Kit at 45 nm Technology Node"},{"key":"ref30","first-page":"116","article-title":"A design space comparison of 6T and 8T SRAM core-cells","author":"bauer","year":"2008","journal-title":"Proc 18th Int Workshop PATMOS"},{"key":"ref34","year":"2013","journal-title":"VPR and T-VPack User's Manual (Version 4 30)"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2010.2041556"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364664"},{"key":"ref12","year":"2013","journal-title":"Predictive Technology Model (PTM)"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.917509"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/VTSA.2007.378966"},{"key":"ref15","author":"bushnell","year":"2000","journal-title":"Essentials of Electronic Testing for Digital Memory and Mixed-Signal VLSI Circuits"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2008.26"},{"key":"ref17","first-page":"268","article-title":"Detection of SRAM cell stability by lowering array supply voltage","author":"kwai","year":"2000","journal-title":"Proc 9th ATS"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.881554"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2009135"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687423"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.1994.324400"},{"key":"ref27","first-page":"474","article-title":"A 3-GHz 70 Mb SRAM in 65 nm CMOS technology with integrated column-based dynamic power supply","volume":"1","author":"zhang","year":"2005","journal-title":"Proc IEEE ISSCC"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/275107.275137"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.852295"},{"key":"ref29","year":"0","journal-title":"Intelligent FPGA Architecture Repository"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146928"},{"key":"ref8","first-page":"77","article-title":"MBARC: A scalable memory based reconfigurable computing framework for nanoscale devices","author":"paul","year":"2008","journal-title":"Proc ASPDAC"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1995.518231"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/43.892851"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391670"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996588"},{"key":"ref20","year":"2013","journal-title":"Full CAD Flow for Heterogeneous FPGAs Version 5"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2008.4541435"},{"key":"ref21","year":"0","journal-title":"Formulation of PSNR"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147172"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.876041"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.897161"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.73"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/6963544\/06718137.pdf?arnumber=6718137","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:00:52Z","timestamp":1642003252000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6718137"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,12]]},"references-count":34,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2013.2295538","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,12]]}}}