{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T16:06:04Z","timestamp":1761581164893,"version":"3.37.3"},"reference-count":27,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2014,12,1]],"date-time":"2014-12-01T00:00:00Z","timestamp":1417392000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"China National High Technologies Research Program","award":["2012AA012701"],"award-info":[{"award-number":["2012AA012701"]}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61274131","61106022"],"award-info":[{"award-number":["61274131","61106022"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2014,12]]},"DOI":"10.1109\/tvlsi.2013.2295622","type":"journal-article","created":{"date-parts":[[2014,1,31]],"date-time":"2014-01-31T17:51:40Z","timestamp":1391190700000},"page":"2635-2648","source":"Crossref","is-referenced-by-count":22,"title":["SimRPU: A Simulation Environment for Reconfigurable Architecture Exploration"],"prefix":"10.1109","volume":"22","author":[{"given":"Leibo","family":"Liu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dong","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shouyi","family":"Yin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yingjie","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Min","family":"Zhu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shaojun","family":"Wei","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2007.370375"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/0-387-26151-6_18"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/SASP.2008.4570783"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1736065.1736069"},{"journal-title":"Simulation Tool Chain Synopsys VCS","year":"2013","key":"ref14"},{"journal-title":"DesignWare Memory Compiler","year":"2013","key":"ref15"},{"journal-title":"PrimePower","year":"2013","key":"ref16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.159679"},{"journal-title":"Carbon Design Systems","year":"2002","key":"ref18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1587\/transele.E92.C.1284"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-007-0152-8"},{"key":"ref27","first-page":"160","article-title":"72.5GFLOPS 240Mpixel\/s 1080 p 60 fps multi-format video codec application processor enabled with GPGPU for fused multimedia application","author":"park","year":"2013","journal-title":"Proc IEEE ISSCC"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/HPSR.2009.5307432"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/12.859540"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2008.240"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1391732.1391737"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2008.10.003"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2048149"},{"year":"2011","key":"ref9"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"736303","DOI":"10.1117\/12.821713","article-title":"Survey of reconfigurable architectures for multimedia applications","volume":"7363","author":"cervero","year":"2009","journal-title":"Proc SPIE"},{"journal-title":"An Overview of the SUIF2 Compiler Infrastructure","year":"2000","author":"aigner","key":"ref20"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2012.6271452"},{"journal-title":"An Introduction to Machine SUIF and Its Portable Libraries for Analysis and Optimization","year":"2002","author":"smith","key":"ref21"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1587\/transinf.E93.D.3223"},{"year":"2006","key":"ref23"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2012.6243834"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2007.4380691"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/6963544\/06709803.pdf?arnumber=6709803","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:24:22Z","timestamp":1642004662000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6709803"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,12]]},"references-count":27,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2013.2295622","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2014,12]]}}}