{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,15]],"date-time":"2026-01-15T12:27:20Z","timestamp":1768480040714,"version":"3.49.0"},"reference-count":20,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61274031"],"award-info":[{"award-number":["61274031"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2015,1]]},"DOI":"10.1109\/tvlsi.2014.2300174","type":"journal-article","created":{"date-parts":[[2014,2,13]],"date-time":"2014-02-13T19:18:24Z","timestamp":1392319104000},"page":"142-155","source":"Crossref","is-referenced-by-count":21,"title":["Obstacle-Avoiding and Slew-Constrained Clock Tree Synthesis With Efficient Buffer Insertion"],"prefix":"10.1109","volume":"23","author":[{"family":"Yici Cai","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Chao Deng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Qiang Zhou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Hailong Yao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Feifei Niu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cliff N.","family":"Sze","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.906477"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"879","DOI":"10.1109\/TCAD.2005.847942","article-title":"A fast algorithm for optimal buffer insertion","volume":"24","author":"shi","year":"2005","journal-title":"IEEE Trans Comput Aided Des"},{"key":"ref12","first-page":"1324","article-title":"An $O(bn^{2})$ time algorithm for buffer insertion with b buffer types","author":"li","year":"2005","journal-title":"Proc DATE"},{"key":"ref13","first-page":"609","article-title":"Complexity analysis and speedup techniques for optimal buffer insertion with minimum cost","author":"shi","year":"2004","journal-title":"Proc ASPDAC"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1118299.1118379"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1973009.1973049"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2004.1283704"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1123008.1123038"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2160916.2160945"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1960397.1960407"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.825875"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837296"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837297"},{"key":"ref5","first-page":"1468","article-title":"CONTANGO: Integrated optimization of SoC clock network","author":"lee","year":"2010","journal-title":"Proc DATE"},{"key":"ref8","first-page":"395","article-title":"Blockage-avoiding buffered clock-tree synthesis for clock latency range and skew minimization","author":"shih","year":"2010","journal-title":"Proc 15th ASPDAC"},{"key":"ref7","first-page":"389","article-title":"Minimizing clock latency range in robust clock tree synthesis","author":"liu","year":"2010","journal-title":"Proc 15th ASPDAC"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.494206"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1990.112223"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/82.204128"},{"key":"ref20","first-page":"1225","article-title":"DME-based clock routing in the presence of obstacles","author":"huang","year":"2007","journal-title":"Proc 7th Int ASICON"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7014337\/06740006.pdf?arnumber=6740006","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:04:19Z","timestamp":1642003459000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6740006"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,1]]},"references-count":20,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2014.2300174","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,1]]}}}