{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T16:12:58Z","timestamp":1781885578977,"version":"3.54.5"},"reference-count":29,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2015,1]]},"DOI":"10.1109\/tvlsi.2014.2302015","type":"journal-article","created":{"date-parts":[[2014,2,7]],"date-time":"2014-02-07T19:01:46Z","timestamp":1391799706000},"page":"68-77","source":"Crossref","is-referenced-by-count":10,"title":["Protein Alignment Systolic Array Throughput Optimization"],"prefix":"10.1109","volume":"23","author":[{"given":"Giovanni","family":"Causapruno","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Gianvito","family":"Urgese","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Marco","family":"Vacca","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mariagrazia","family":"Graziano","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Maurizio","family":"Zamboni","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/76.465089"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/78.757223"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/78.165667"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/78.80779"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"299","DOI":"10.1109\/76.678625","article-title":"A modular high-throughput architecture for logarithmic search block-matching motion estimation","volume":"8","author":"yeo","year":"1998","journal-title":"IEEE Trans Circuit Syst Video Technol"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/78.193224"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2008.4630032"},{"key":"ref17","first-page":"1187","article-title":"Mapping multiple algorithms into a reconfigurable systolic array","author":"jin","year":"2008","journal-title":"Proc Can Conf Electr Comput Eng"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2006.311337"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.1991.238887"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2010.09.006"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.5772\/23044"},{"key":"ref27","doi-asserted-by":"crossref","DOI":"10.1007\/978-0-387-71713-5","author":"rabaey","year":"2009","journal-title":"Low Power Design Essentials"},{"key":"ref3","author":"kung","year":"1978","journal-title":"Systolic arrays for (VLSI)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2012.6463779"},{"key":"ref29","author":"singh","year":"2006","journal-title":"Digital Principles Foundation Of Circuit Design And Application"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2043643.2043645"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"413","DOI":"10.1109\/76.564119","article-title":"Unified systolic arrays for computation of the DCT\/DST\/DHT","volume":"7","author":"pan","year":"1997","journal-title":"IEEE Trans Circuits Syst Video Technol"},{"key":"ref7","author":"kung","year":"1987","journal-title":"VLSI Array Processors"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2148183"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/76.97977"},{"key":"ref1","author":"rairigh","year":"2005","journal-title":"Limits of CMOS technology scaling and technologies beyond-CMOS"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2504774"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511790492"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511790492"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/29.32286"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1016\/0022-2836(81)90087-5"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2174166"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/29.32287"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7014337\/06734689.pdf?arnumber=6734689","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:04:19Z","timestamp":1642003459000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6734689"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,1]]},"references-count":29,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2014.2302015","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,1]]}}}