{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,7]],"date-time":"2026-05-07T10:14:18Z","timestamp":1778148858129,"version":"3.51.4"},"reference-count":22,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100001868","name":"National Science Council","doi-asserted-by":"publisher","award":["NSC-101-2628-E-182-002-MY2"],"award-info":[{"award-number":["NSC-101-2628-E-182-002-MY2"]}],"id":[{"id":"10.13039\/501100001868","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2015,1]]},"DOI":"10.1109\/tvlsi.2014.2303487","type":"journal-article","created":{"date-parts":[[2014,2,13]],"date-time":"2014-02-13T19:18:24Z","timestamp":1392319104000},"page":"78-87","source":"Crossref","is-referenced-by-count":20,"title":["Reliable Low-Power Multiplier Design Using Fixed-Width Replica Redundancy Block"],"prefix":"10.1109","volume":"23","author":[{"given":"I-Chyn","family":"Wey","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chien-Chang","family":"Peng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Feng-Yu","family":"Liao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-011-0631-9"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2039684"},{"key":"ref12","first-page":"163","article-title":"12.7-times energy efficiency increase of 16-bit integer unit by power supply voltage (VDD) scaling from 1.2 V to 310 mV enabled by contention-less flip-flops (CLFF) and separated VDD between flip-flops and combinational logics","author":"fuketa","year":"2011","journal-title":"Proc ISLPED"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/12.166611"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISP.1993.404467"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/82.486455"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"836","DOI":"10.1109\/82.769795","article-title":"Design of low-error fixed-width multipliers for DSP applications","volume":"46","author":"jou","year":"1999","journal-title":"IEEE Trans Circuits Syst"},{"key":"ref17","first-page":"318","article-title":"Fixed-width multiplier for DSP application","author":"jou","year":"2000","journal-title":"Proc IEEE Int Symp Comput Des"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2001.957664"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2005.848979"},{"key":"ref4","first-page":"30","article-title":"Energy-efficient signal processing via algorithmic noise-tolerance","author":"hedge","year":"1999","journal-title":"Proc IEEE Int Symp Low Power Electron Des"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.874359"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2012863"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2217962"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2205953"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2012.6271970"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.826201"},{"key":"ref1","year":"2009","journal-title":"The International Technology Roadmap for Semiconductors"},{"key":"ref9","first-page":"12","article-title":"Circuit-level timing error tolerance for low-power DSP filters and transforms","volume":"21","author":"whatmough","year":"2012","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1049\/el:20061812"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICEIE.2010.5559909"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2033536"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7014337\/06740009.pdf?arnumber=6740009","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:04:20Z","timestamp":1642003460000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6740009\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,1]]},"references-count":22,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2014.2303487","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,1]]}}}