{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T09:18:46Z","timestamp":1771665526525,"version":"3.50.1"},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2015,2,1]],"date-time":"2015-02-01T00:00:00Z","timestamp":1422748800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"National Research Foundation (NRF) Funded by the Government of Korea","award":["NRF 2010-0028680"],"award-info":[{"award-number":["NRF 2010-0028680"]}]},{"name":"National Research Foundation (NRF) Funded by the Government of Korea","award":["2011-0005378"],"award-info":[{"award-number":["2011-0005378"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2015,2]]},"DOI":"10.1109\/tvlsi.2014.2303856","type":"journal-article","created":{"date-parts":[[2014,2,24]],"date-time":"2014-02-24T19:02:58Z","timestamp":1393268578000},"page":"254-265","source":"Crossref","is-referenced-by-count":16,"title":["Exploiting Same Tag Bits to Improve the Reliability of the Cache Memories"],"prefix":"10.1109","volume":"23","author":[{"family":"Jeongkyu Hong","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Jesung Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Soontae Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref32","first-page":"1","article-title":"SimPoint 3.0: Faster and more flexible program analysis","author":"hamerly","year":"2005","journal-title":"Proc Workshop on Modeling Benchmarking and Simulation"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/1186736.1186737"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919638"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2006.12"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310780"},{"key":"ref12","first-page":"3","article-title":"MiBench: A free, commercially representative embedded benchmark suite","author":"guthaus","year":"2001","journal-title":"Proc IEEE Int WWC"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.202"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.174"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2003236"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2005.76"},{"key":"ref17","year":"2000","journal-title":"Intel XScale Core Developer's Manual"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998256"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/40.755465"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937453"},{"key":"ref4","first-page":"1","article-title":"Mitigating multi-bit soft errors in L1 caches using last-store prediction","author":"gold","year":"2007","journal-title":"Proc Workshop Architectural Support Gigascale Integration"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/40.877951"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2003.1209939"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2005.856487"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253181"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/PRDC.2004.1276550"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.244100"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2006.40"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"246","DOI":"10.1145\/307338.301000","article-title":"Area efficient architectures for information integrity in cache memories","author":"kim","year":"1999","journal-title":"Proc Int Symp Comput Archit"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1999.809458"},{"key":"ref1","first-page":"300","article-title":"XEEMU: An improved XScale power simulator","author":"herczeg","year":"2007","journal-title":"PATMOS"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2002.1028924"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/2.982917"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2005.859577"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2111469"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1994.288133"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/2.869367"},{"key":"ref25","author":"muralimanohar","year":"2009","journal-title":"CACTI 6 0 A Tool to Model Large Caches"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7027264\/06747394.pdf?arnumber=6747394","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:41:24Z","timestamp":1642005684000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6747394"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,2]]},"references-count":32,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2014.2303856","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,2]]}}}