{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T21:39:39Z","timestamp":1762033179408},"reference-count":23,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2015,2,1]],"date-time":"2015-02-01T00:00:00Z","timestamp":1422748800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"National Funds through Funda\u00e7\u00e3o para a Ci\u00eancia e a Tecnologia","award":["PEst-E\/EEI\/LA0021\/2013"],"award-info":[{"award-number":["PEst-E\/EEI\/LA0021\/2013"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2015,2]]},"DOI":"10.1109\/tvlsi.2014.2305392","type":"journal-article","created":{"date-parts":[[2014,2,26]],"date-time":"2014-02-26T19:20:04Z","timestamp":1393442404000},"page":"374-378","source":"Crossref","is-referenced-by-count":18,"title":["Reverse Converter Design via Parallel-Prefix Adders: Novel Components, Methodology, and Implementations"],"prefix":"10.1109","volume":"23","author":[{"given":"Azadeh Alsadat Emrani","family":"Zarandi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Amir Sabbagh","family":"Molahosseini","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mehdi","family":"Hosseinzadeh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Saeid","family":"Sorouri","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Samuel","family":"Antao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Leonel","family":"Sousa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2026681"},{"key":"ref11","first-page":"456","article-title":"A reverse converter for the enhanced moduli set $\\{2^{n}-1,2^{n}+1,2^{2n},2^{2n+1}-1\\}$ using CRT and MRC","author":"molahosseini","year":"2010","journal-title":"Proc IEEE Comput Soc Annu Symp VLSI"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2012.2188456"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2219564"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2003.821516"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1982.1675982"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TEC.1960.5219822"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1973.5009159"},{"key":"ref18","author":"zimmermann","year":"1997","journal-title":"Binary Adder Architectures for Cell-Based VLSI and Their Synthesis"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/82.471401"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2239164"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2205953"},{"key":"ref6","first-page":"1658","article-title":"Research challenges in next-generation residue number system architectures","author":"molahosseini","year":"2012","journal-title":"Proc IEEE Int Conf Comput Sci Educ"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2400682.2400692"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2002.1011216"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TE.2010.2048329"},{"key":"ref2","author":"parhami","year":"2010","journal-title":"Computer Arithmetic Algorithms and Hardware Designs"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"1296","DOI":"10.1109\/TCSI.2003.817789","article-title":"An efficient reverse converter for the 4-moduli set $\\{2^{n}-1,2^{n},2^{n}+1,2^{2n}+1\\}$ based on the new Chinese remainder theorem","volume":"50","author":"cao","year":"2003","journal-title":"IEEE Trans Circuits Syst I Fundam Theory Appl"},{"key":"ref1","doi-asserted-by":"crossref","DOI":"10.1142\/p523","author":"omondi","year":"2007","journal-title":"Residue Number Systems Theory and Implementations"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2101621"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.70750"},{"key":"ref21","doi-asserted-by":"crossref","first-page":"158","DOI":"10.1109\/ARITH.1999.762841","article-title":"Efficient VLSI implementation of modulo $({2^{n}}\\pm s1)$ addition and multiplication","author":"zimmermann","year":"1999","journal-title":"Proc 14th IEEE Int Symp Comput Arithmetic"},{"key":"ref23","author":"kunz","year":"1996","journal-title":"High-Performance Adder Circuit Generators in Parameterized Structural VHDL"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7027264\/06748997.pdf?arnumber=6748997","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:41:24Z","timestamp":1642005684000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6748997"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,2]]},"references-count":23,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2014.2305392","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,2]]}}}