{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,11]],"date-time":"2025-07-11T10:26:35Z","timestamp":1752229595370,"version":"3.37.3"},"reference-count":49,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2015,2,1]],"date-time":"2015-02-01T00:00:00Z","timestamp":1422748800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCF-1017391"],"award-info":[{"award-number":["CCF-1017391"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation (SRC)","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Graduate Fellowship through the SRC"},{"name":"SRC through the Integrated Circuit and Systems Sciences Program","award":["1836.075"],"award-info":[{"award-number":["1836.075"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2015,2]]},"DOI":"10.1109\/tvlsi.2014.2306951","type":"journal-article","created":{"date-parts":[[2014,3,14]],"date-time":"2014-03-14T14:02:12Z","timestamp":1394805732000},"page":"317-330","source":"Crossref","is-referenced-by-count":20,"title":["Scan Test of Die Logic in 3-D ICs Using TSV Probing"],"prefix":"10.1109","volume":"23","author":[{"given":"Brandon","family":"Noia","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shreepad","family":"Panth","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Krishnendu","family":"Chakrabarty","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Sung Kyu Lim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"45 nm PTM LP Model","year":"2011","key":"ref39"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2009.5306594"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/84.623113"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/84.749401"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1995.499317"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/54.20385"},{"key":"ref37","article-title":"Trends in test","author":"lee","year":"0","journal-title":"IEEE Asian Test Symp"},{"journal-title":"Semiconductor Device with Through Substrate Vias","year":"2011","author":"rahman","key":"ref36"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1016\/j.mee.2009.03.037"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2012.6231086"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2011.5898655"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/EPTC.2010.5702622"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2011.6139180"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.134"},{"key":"ref1","first-page":"130","article-title":"8 Gb 3D DDR3 DRAM using through-silicon-via technology","author":"kang","year":"0","journal-title":"Proc ISSCC"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2008.4751864"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-011-5261-4"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090661"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1995.499317"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/54.20385"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/84.623113"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/84.749401"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1994.tb00576.x"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2011.6139179"},{"journal-title":"Open core circuits","year":"2012","key":"ref40"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2226455"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2011.57"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2011.5783750"},{"key":"ref15","first-page":"1","article-title":"10 $\\mu{\\rm m}$ fine pitch Cu\/Sn micro-bumps for 3-D superchip stack","author":"ohara","year":"2009","journal-title":"Proc IEEE Int Conf 3D Syst Integr"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2010.5469556"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ETSYM.2010.5512787"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2010.5699219"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687434"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.125"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2004.1347939"},{"key":"ref6","article-title":"Electrical tests for three-dimensional ICs (3DICs) with TSVs","author":"chen","year":"2010","journal-title":"Proc Int Test Conf 3D-Test Workshop"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2009.5355573"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5654255"},{"key":"ref7","first-page":"1","article-title":"A scanisland based design enabling prebond testability in die-stacked microprocessors","author":"lewis","year":"2007","journal-title":"Proc IEEE Int Test Conf"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2008.4484642"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2010.5469559"},{"key":"ref46","first-page":"1","author":"weeden","year":"2003","journal-title":"Probe Card Tutorial"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/IEMT.2008.5507796"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/ASICON.2011.6157164"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1386971"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687524"},{"journal-title":"Nangate open cell library","year":"2012","key":"ref41"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2008.4550080"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2010.5490889"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7027264\/06767146.pdf?arnumber=6767146","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:41:24Z","timestamp":1641987684000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6767146"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,2]]},"references-count":49,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2014.2306951","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2015,2]]}}}