{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,1,14]],"date-time":"2023-01-14T12:51:25Z","timestamp":1673700685487},"reference-count":36,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2015,2,1]],"date-time":"2015-02-01T00:00:00Z","timestamp":1422748800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"GRF","award":["620911","620512"],"award-info":[{"award-number":["620911","620512"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2015,2]]},"DOI":"10.1109\/tvlsi.2014.2306959","type":"journal-article","created":{"date-parts":[[2014,3,14]],"date-time":"2014-03-14T18:02:12Z","timestamp":1394820132000},"page":"266-279","source":"Crossref","is-referenced-by-count":3,"title":["Actively Alleviate Power Gating-Induced Power\/Ground Noise Using Parasitic Capacitance of On-Chip Memories in MPSoC"],"prefix":"10.1109","volume":"23","author":[{"family":"Xuan Wang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Jiang Xu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Wei Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Xiaowen Wu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Yaoyao Ye","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Zhehui Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mahdi","family":"Nikdast","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Zhe Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","author":"xu","year":"1997","journal-title":"Load Balancing in Parallel Computers Theory and Practice"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2093938"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2009.4810392"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2014.060"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2009.5306594"},{"key":"ref35","year":"2013","journal-title":"Predictive Technology Model (PTM)"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2011.49"},{"key":"ref10","doi-asserted-by":"crossref","first-page":"1203","DOI":"10.1109\/TVLSI.2008.2003516","article-title":"Sleep transistor sizing and adaptive control for supply noise minimization considering resonance","volume":"17","author":"gu","year":"2009","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2007.894428"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.871756"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.883917"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2020454"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2008305"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.844088"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2008.4484024"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364663"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2451916.2451922"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.821550"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2008.4585952"},{"key":"ref27","year":"2009","journal-title":"International Technology Roadmap for Semiconductors"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6176969"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2000454"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2055907"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146943"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.253"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2002.1043335"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.134"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.832939"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2008.5388565"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/871559.871562"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749737"},{"key":"ref21","first-page":"3","article-title":"A floorplan-aware dynamic inductive noise controller for reliable processor design","author":"mohamood","year":"2006","journal-title":"Proc 39th Annu IEEE\/ACM Int Symp Microarchit"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.136"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2012.193"},{"key":"ref26","year":"2012","journal-title":"Nangate 45 nm Open Cell Library"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837313"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7027264\/06767132.pdf?arnumber=6767132","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:41:24Z","timestamp":1642005684000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6767132"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,2]]},"references-count":36,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2014.2306959","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,2]]}}}