{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,4]],"date-time":"2026-10-04T20:40:47Z","timestamp":1791146447678,"version":"4.1.0"},"reference-count":24,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2015,2,1]],"date-time":"2015-02-01T00:00:00Z","timestamp":1422748800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"NSF","award":["CCF-1255899"],"award-info":[{"award-number":["CCF-1255899"]}]},{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation (SRC)","doi-asserted-by":"publisher","award":["2013-TJ-2417"],"award-info":[{"award-number":["2013-TJ-2417"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Academic Senate COR Fellowship"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2015,2]]},"DOI":"10.1109\/tvlsi.2014.2309331","type":"journal-article","created":{"date-parts":[[2014,3,31]],"date-time":"2014-03-31T18:05:15Z","timestamp":1396289115000},"page":"397-401","source":"Crossref","is-referenced-by-count":45,"title":["Task Migrations for Distributed Thermal Management Considering Transient Effects"],"prefix":"10.1109","volume":"23","author":[{"family":"Zao Liu","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sheldon X-D","family":"Tan","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"family":"Xin Huang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"family":"Hai Wang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.39"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2162348"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837417"},{"key":"ref13","first-page":"1","article-title":"Managing the impact of increasing microprocessor power consumption","volume":"5","author":"gunther","year":"2001","journal-title":"Intel Technol J"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.876103"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859620"},{"key":"ref16","first-page":"187","article-title":"Neigbor-aware dynamic thermal management for multi-core platform","author":"liu","year":"2012","journal-title":"Proc Des Autom Test Conf Eur"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.882594"},{"key":"ref18","first-page":"473","article-title":"Dynamic thermal management for multi-core microprocessors considering transient thermal effect","author":"liu","year":"2013","journal-title":"Proc 18th ASPDAC"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2032372"},{"key":"ref4","year":"0","journal-title":"The Intel Xeon Phi Coprocessor (60 Cores and 240 Threads and 1 teraflops)"},{"key":"ref3","year":"0","journal-title":"Intel's 48-Core Single-Chip Cloud Computer"},{"key":"ref6","first-page":"746","article-title":"Thousand core chips: A technology perspective","author":"borkar","year":"2007","journal-title":"Proc 44th Annu DAC"},{"key":"ref5","year":"0","journal-title":"Tilera's 64-Core Processor TILEProf64"},{"key":"ref8","first-page":"83","article-title":"Wattch: a framework for architectural-level power analysis and optimizations","author":"brooks","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903261"},{"key":"ref2","article-title":"Failure mechanisms and models for semiconductor devices","year":"2002","journal-title":"JEDEC"},{"key":"ref1","article-title":"Critical reliability challenges for the international technology roadmap for semiconductors (ITRS)","year":"2003","journal-title":"SEMATECH Technology Transfer"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2058873"},{"key":"ref20","doi-asserted-by":"crossref","first-page":"260","DOI":"10.1145\/1037187.1024424","article-title":"Heat-and run: Leveraging SMT and CMP to manage power density through the operating systems","volume":"39","author":"powell","year":"2004","journal-title":"ACM SIGPLAN Notices"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ECCTD.2009.5275073"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391658"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2009.27"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2009.4796438"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7027264\/06781028.pdf?arnumber=6781028","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,3,31]],"date-time":"2022-03-31T12:49:51Z","timestamp":1648730991000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6781028"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,2]]},"references-count":24,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2014.2309331","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,2]]}}}