{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:58:04Z","timestamp":1759147084584,"version":"3.37.3"},"reference-count":27,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2015,3,1]],"date-time":"2015-03-01T00:00:00Z","timestamp":1425168000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100001868","name":"National Science Council","doi-asserted-by":"publisher","award":["100-2221-E-006-177","102-2221-E-006-281"],"award-info":[{"award-number":["100-2221-E-006-177","102-2221-E-006-281"]}],"id":[{"id":"10.13039\/501100001868","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2015,3]]},"DOI":"10.1109\/tvlsi.2014.2311300","type":"journal-article","created":{"date-parts":[[2014,4,29]],"date-time":"2014-04-29T14:02:22Z","timestamp":1398780142000},"page":"544-556","source":"Crossref","is-referenced-by-count":11,"title":["Aging-Aware Reliable Multiplier Design With Adaptive Hold Logic"],"prefix":"10.1109","volume":"23","author":[{"given":"Ing-Chao","family":"Lin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yu-Hung","family":"Cho","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yi-Ming","family":"Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2011.5722260"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1840845.1840898"},{"key":"ref12","first-page":"1","article-title":"Aging-aware timing analysis and optimization considering path sensitization","author":"wu","year":"2011","journal-title":"Proc DATE"},{"key":"ref13","first-page":"1257","article-title":"High performance reliable variable latency carry select addition","author":"du","year":"2012","journal-title":"Proc DATE"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403679"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090937"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"1874","DOI":"10.1109\/TVLSI.2010.2058874","article-title":"Performance optimization using variable-latency design style","volume":"19","author":"su","year":"2011","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISED.2011.50"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/92.924058"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1283780.1283797"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2096112"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253179"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2005.845880"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1366110.1366121"},{"key":"ref5","first-page":"1047","article-title":"Modeling and miimization of pMOS NBTI effect for robust naometer design","author":"vattikonda","year":"2004","journal-title":"Proc ACM\/IEEE DAC"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2012.2188457"},{"key":"ref7","first-page":"370","article-title":"NBTI-aware synthesis of digital circuits","author":"kumar","year":"2007","journal-title":"Proc ACM\/IEEE DAC"},{"key":"ref2","first-page":"23","article-title":"A comparative study of NBTI and PBTI (charge trapping) in SiO2HfO2 stacks with FUSI, TiN, Re gates","author":"zafar","year":"2006","journal-title":"Proc IEEE Symp VLSI Technol Dig Tech Papers"},{"key":"ref9","first-page":"75","article-title":"Joint logic restructuring and pin reordering against NBTI-induced performance degradation","author":"wu","year":"2009","journal-title":"Proc DATE"},{"journal-title":"Predictive Technology Model (PTM) and NBTI Model","year":"2013","author":"cao","key":"ref1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1283780.1283822"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1049\/el:20050464"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2026280"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2005.852523"},{"key":"ref23","first-page":"13","article-title":"Multiplier energy reduction through bypassing of partial products","author":"ohban","year":"2002","journal-title":"Proc APCCAS"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147172"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884870"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7046457\/06807819.pdf?arnumber=6807819","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:41:01Z","timestamp":1641987661000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6807819\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,3]]},"references-count":27,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2014.2311300","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2015,3]]}}}