{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,6]],"date-time":"2026-10-06T06:17:18Z","timestamp":1791267438594,"version":"4.1.0"},"reference-count":52,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2015,3,1]],"date-time":"2015-03-01T00:00:00Z","timestamp":1425168000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"National Basic Research Program of China (973)","award":["2011CB302503"],"award-info":[{"award-number":["2011CB302503"]}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China (NSFC)","doi-asserted-by":"publisher","award":["61376043"],"award-info":[{"award-number":["61376043"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China (NSFC)","doi-asserted-by":"publisher","award":["61202056"],"award-info":[{"award-number":["61202056"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China (NSFC)","doi-asserted-by":"publisher","award":["61173006"],"award-info":[{"award-number":["61173006"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China (NSFC)","doi-asserted-by":"publisher","award":["61221062"],"award-info":[{"award-number":["61221062"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Strategic Priority Research Program of the Chinese Academy of Sciences","award":["XDA06010401"],"award-info":[{"award-number":["XDA06010401"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2015,3]]},"DOI":"10.1109\/tvlsi.2014.2311835","type":"journal-article","created":{"date-parts":[[2014,4,11]],"date-time":"2014-04-11T14:03:01Z","timestamp":1397224981000},"page":"493-506","source":"Crossref","is-referenced-by-count":25,"title":["Economizing TSV Resources in 3-D Network-on-Chip Design"],"prefix":"10.1109","volume":"23","author":[{"family":"Ying Wang","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"family":"Yin-He Han","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"family":"Lei Zhang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"family":"Bin-Zhang Fu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"family":"Cheng Liu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"family":"Hua-Wei Li","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"family":"Xiaowei Li","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/EPEP.2007.4387161"},{"key":"ref38","author":"pavlidis","year":"2008","journal-title":"Three-Dimensional Integrated Circuit Design"},{"key":"ref33","first-page":"1","article-title":"TSV redundancy: Architecture and design issues in 3-D IC","volume":"20","author":"hsieh","year":"2011","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref32","first-page":"220","article-title":"Strategies for improving the parametric yield and profits of 3D ICs","author":"ferri","year":"2007","journal-title":"Proc ICCAD"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2012.6263043"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2012.6263042"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2001297"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2011.5784499"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228545"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1007\/s11390-013-1396-3"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024767"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/1999946.1999958"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ISSM.2007.4446880"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1183401.1183430"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2009.27"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2008.9"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837308"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2007.4397268"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/2016604.2016621"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378780"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1145\/139669.140383"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2008.4484787"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2002108"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.136"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"581","DOI":"10.1145\/1629911.1630061","article-title":"exploring serial vertical interconnects for 3d ics","author":"pasricha","year":"2009","journal-title":"2009 46th ACM\/IEEE Design Automation Conference dac"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2000673"},{"key":"ref12","first-page":"1","article-title":"3D super-via for memory applications","author":"sangki","year":"2007","journal-title":"Proc MSPI Packag Workshop"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/981066.981091"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.150"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.883925"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681638"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176602"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346209"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000111"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.59"},{"key":"ref3","first-page":"1","article-title":"The long road to 3-D integration: Are we there yet","author":"vucurevich","year":"2007","journal-title":"Proc Keynote Speech 3D Archit Conf"},{"key":"ref6","first-page":"251","article-title":"MIRA: A multi-layered on-chip interconnect router architecture","author":"park","year":"2008","journal-title":"Proc ISCA"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"130","DOI":"10.1145\/1150019.1136497","article-title":"Design and management of 3D chip multiprocessors using network-in-memory","volume":"34","author":"li","year":"2006","journal-title":"ACM SIGARCH Comput Archit News"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2007.79"},{"key":"ref7","first-page":"30","article-title":"A low-radix and low-diameter 3D interconnection network design","author":"xu","year":"2009","journal-title":"Proc HPCA"},{"key":"ref49","author":"agarwal","year":"2008","journal-title":"Garnet A detailed interconnection network model inside a full-system simulation framework"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1273440.1250680"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000096"},{"key":"ref45","author":"kelly","year":"2011","journal-title":"Through Silicon via (TSV) Product Development"},{"key":"ref48","doi-asserted-by":"crossref","first-page":"92","DOI":"10.1145\/1105734.1105747","article-title":"Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset","volume":"33","author":"martin","year":"2005","journal-title":"Comput Arch News"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403721"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/1273440.1250681"},{"key":"ref41","first-page":"1283","article-title":"dAElite: A TDM NoC supporting QoS, multicast, and fast connection set-up","author":"stefan","year":"2012","journal-title":"Proc DATE"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2010.2049659"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310774"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7046457\/06787080.pdf?arnumber=6787080","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:41:01Z","timestamp":1641987661000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6787080"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,3]]},"references-count":52,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2014.2311835","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,3]]}}}