{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,18]],"date-time":"2026-09-18T00:07:34Z","timestamp":1789690054570,"version":"4.0.1"},"reference-count":31,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2015,3,1]],"date-time":"2015-03-01T00:00:00Z","timestamp":1425168000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100001868","name":"National Science Council","doi-asserted-by":"publisher","award":["NSC 101-2218-E-011-044-MY2"],"award-info":[{"award-number":["NSC 101-2218-E-011-044-MY2"]}],"id":[{"id":"10.13039\/501100001868","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2015,3]]},"DOI":"10.1109\/tvlsi.2014.2312211","type":"journal-article","created":{"date-parts":[[2014,4,2]],"date-time":"2014-04-02T14:31:15Z","timestamp":1396449075000},"page":"557-566","source":"Crossref","is-referenced-by-count":18,"title":["A 16-mW 8-Bit 1-GS\/s Digital-Subranging ADC in 55-nm CMOS"],"prefix":"10.1109","volume":"23","author":[{"given":"Yung-Hui","family":"Chung","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jieh-Tsorng","family":"Wu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2013.6658421"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2279571"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/4.261992"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/4.808903"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.836235"},{"key":"ref13","first-page":"552","article-title":"A split-load interpolation-amplifier-array 300 MS\/s 8b subranging ADC in 90 nm CMOS","author":"shimizu","year":"2008","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2028915"},{"key":"ref15","first-page":"454","article-title":"A 10b 160 MS\/s 84 mW 1 V subranging ADC in 90 nm CMOS","author":"huber","year":"2007","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref16","first-page":"128","article-title":"A 16-mW 8-Bit 1-GS\/s subranging ADC in 55-nm CMOS","author":"chung","year":"2011","journal-title":"VLSI Circuits Symp Dig"},{"key":"ref17","first-page":"1","article-title":"A 10 GS\/s 6b time-interleaved ADC with partially active flash sub-ADCs","author":"yang","year":"2013","journal-title":"Proc IEEE Custom Integr Circuits Conf"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/4.210039"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.829399"},{"key":"ref28","first-page":"86","article-title":"A 3.8-mW 8b 1 GS\/s 2b\/cycle interleaving SAR ADC with compact DAC structure","author":"chan","year":"2012","journal-title":"VLSI Circuits Symp Dig"},{"key":"ref4","first-page":"16","article-title":"A 6-bit 5-GSamples\/s Nyquist A\/D converter in 65-nm CMOS","author":"choi","year":"2008","journal-title":"VLSI Circuits Symp Dig"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2012.6243803"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2004326"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2061611"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/IPEC.2012.6522647"},{"key":"ref5","first-page":"76","article-title":"A 1.1 V 50 mW 2.5 GS\/s 7b time-interleaved C-2C sar ADC in 45 nm LP digital CMOS","author":"alpman","year":"2009","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1985.1052451"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2109511"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.847215"},{"key":"ref9","first-page":"220","article-title":"An 8b 20 MHz CMOS half-flash A\/D converter","author":"matsuura","year":"1988","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.804334"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.917991"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2063590"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2008.4708780"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/4.910473"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.836242"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/49.761034"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2003.1234317"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7046457\/06782419.pdf?arnumber=6782419","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:41:01Z","timestamp":1641987661000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6782419\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,3]]},"references-count":31,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2014.2312211","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,3]]}}}